Imagen de Portada

Low-power, Energy-efficient, Cardiologist-level Atrial Fibrillation Detection for Wearable Devices

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Loroch, Dominik, Feldmann, Johannes, Rybalkin, Vladimir, Wehn, Norbert
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture Signal Processing
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

CNN-Based Equalization for Communications: Achieving Gigabit Throughput with a Flexible FPGA Hardware Architecture
por: Ney, Jonas, et al.
Publicado: (2024)

In-Memory Computing Enabled Deep MIMO Detection to Support Ultra-Low-Latency Communications
por: Ding, Tingyu, et al.
Publicado: (2025)

Scalable Wavelength Arbitration for Microring-based DWDM Transceivers
por: Choi, Sunjin, et al.
Publicado: (2024)

Low-Complexity Beamspace Channel Denoiser for mmWave Massive MIMO with Low-Resolution ADCs
por: Park, Hanyoung, et al.
Publicado: (2026)

A Low-Latency FFT-IFFT Cascade Architecture
por: Parhi, Keshab K.
Publicado: (2023)

Leveraging Error Resilience of Iterative Algorithms for Energy Efficiency: from Concept to Implementation
por: Gillani, G. A., et al.
Publicado: (2025)

Low-latency D-MIMO Localization using Distributed Scalable Message-Passing Algorithm
por: Iancu, Dumitra, et al.
Publicado: (2025)

Ellora: Exploring Low-Power OFDM-based Radar Processors using Approximate Computing
por: Bhattacharjya, Rajat, et al.
Publicado: (2023)

Bio-RV: Low-Power Resource-Efficient RISC-V Processor for Biomedical Applications
por: Sharma, Vijay Pratap, et al.
Publicado: (2026)

Low-rank Preconditioning in Beamspace Domain For Massive MU-MIMO Long-Term Beamforming
por: Kiani, Amirreza, et al.
Publicado: (2026)

Variable Point: A Number Format for Area- and Energy-Efficient Multiplication of High-Dynamic-Range Numbers
por: Mirfarshbafan, Seyed Hadi, et al.
Publicado: (2025)

Low Complexity Deep Learning Augmented Wireless Channel Estimation for Pilot-Based OFDM on Zynq System on Chip
por: Sharma, Animesh, et al.
Publicado: (2024)

InfiniteEn: A Multi-Source Energy Harvesting System with Load Monitoring Module for Batteryless Internet of Things
por: Puluckul, Priyesh Pappinisseri, et al.
Publicado: (2024)

SpecPCM: A Low-power PCM-based In-Memory Computing Accelerator for Full-stack Mass Spectrometry Analysis
por: Fan, Keming, et al.
Publicado: (2024)

A 0.32 mm$^2$ 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
por: Elmiger, Jonas, et al.
Publicado: (2025)

Enhanced LPDDR4X PHY in 12 nm FinFET
por: Feldmann, Johannes, et al.
Publicado: (2025)

Practical Timing Closure in FPGA and ASIC Designs: Methods, Challenges, and Case Studies
por: Darvishi, Mostafa
Publicado: (2025)

Designing Spatial Architectures for Sparse Attention: STAR Accelerator via Cross-Stage Tiling
por: Wang, Huizheng, et al.
Publicado: (2025)

PADE: A Predictor-Free Sparse Attention Accelerator via Unified Execution and Stage Fusion
por: Wang, Huizheng, et al.
Publicado: (2025)

Compute SNR-Optimal Analog-to-Digital Converters for Analog In-Memory Computing
por: Kavishwar, Mihir, et al.
Publicado: (2025)

Fixed-Throughput GRAND with FIFO Scheduling
por: Christen, Filippo, et al.
Publicado: (2025)

Automated SAR ADC Sizing Using Analytical Equations
por: Li, Zhongyi, et al.
Publicado: (2025)

Demonstrator Testbed for Effective Precoding in MEO Multibeam Satellites
por: González-Rios, Jorge L., et al.
Publicado: (2025)

ListenToJESD204B: A Lightweight Open-Source JESD204B IP Core for FPGA-Based Ultrasound Acquisition systems
por: Bhattacharjee, Soumyo, et al.
Publicado: (2025)

A Spatial Array for Spectrally Agile Wireless Processing
por: Rasteh, Ali, et al.
Publicado: (2025)

Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
por: Darvishi, Mostafa
Publicado: (2025)

A Digital SRAM-Based Compute-In-Memory Macro for Weight-Stationary Dynamic Matrix Multiplication in Transformer Attention Score Computation
por: Yu, Jianyi, et al.
Publicado: (2025)

Channel-Coherence-Adaptive Two-Stage Fully Digital Combining for mmWave MIMO Systems
por: Khorsandmanesh, Yasaman, et al.
Publicado: (2025)

SparseDPD: A Sparse Neural Network-based Digital Predistortion FPGA Accelerator for RF Power Amplifier Linearization
por: Versluis, Manno, et al.
Publicado: (2025)

A Quantitative Evaluation of Approximate Softmax Functions for Deep Neural Networks
por: Leiva-Valverde, Anthony, et al.
Publicado: (2025)

A 14ns-Latency 9Gb/s 0.44mm$^2$ 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
por: Nonaca, Darja, et al.
Publicado: (2025)

RRAM-Based Bio-Inspired Circuits for Mobile Epileptic Correlation Extraction and Seizure Prediction
por: Wang, Hao, et al.
Publicado: (2024)

FieldHAR: A Fully Integrated End-to-end RTL Framework for Human Activity Recognition with Neural Networks from Heterogeneous Sensors
por: Liu, Mengxi, et al.
Publicado: (2023)

Spectral Impact of Mismatches in Interleaved ADCs
por: Guichemerre, Jérémy, et al.
Publicado: (2026)

12-bit Delta-Sigma ADC operating at a temperature of up to 250C in Standard 0.18 $μ$m SOI CMOS
por: Sbrana, Christian, et al.
Publicado: (2024)

Decade-Bandwidth RF-Input Pseudo-Doherty Load Modulated Balanced Amplifier using Signal-Flow-Based Phase Alignment Design
por: Gong, Pingzhu, et al.
Publicado: (2024)

Design and In-training Optimization of Binary Search ADC for Flexible Classifiers
por: Duarte, Paula Carolina Lozano, et al.
Publicado: (2024)

A Custom IC Layout Generation Engine Based on Dynamic Templates and Grids
por: Shin, Taeho, et al.
Publicado: (2022)

Hardware Implementation of Soft Mapper/Demappers in Iterative EP-based Receivers
por: Schilling, Ian Fischer, et al.
Publicado: (2024)

Splitting Precoding with Subspace Selection and Quantized Refinement for Massive MIMO
por: Khorsandmanesh, Yasaman, et al.
Publicado: (2026)