Imagen de Portada

ViTAD: Timing Violation-Aware Debugging of RTL Code using Large Language Models

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Lv, Wenhao, Xia, Yingjie, Chen, Xiyuan, Kuang, Li
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture Artificial Intelligence
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

SecFSM: Knowledge Graph-Guided Verilog Code Generation for Secure Finite State Machines in Systems-on-Chip
por: Hu, Ziteng, et al.
Publicado: (2025)

EDA-Aware RTL Generation with Large Language Models
por: Islam, Mubashir ul, et al.
Publicado: (2024)

ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation
por: Deng, Chenhui, et al.
Publicado: (2025)

Assessing Large Language Models in Generating RTL Design Specifications
por: Huang, Hung-Ming, et al.
Publicado: (2025)

RTLRewriter: Methodologies for Large Models aided RTL Code Optimization
por: Yao, Xufeng, et al.
Publicado: (2024)

LLM-FSM: Scaling Large Language Models for Finite-State Reasoning in RTL Code Generation
por: Wu, Yuheng, et al.
Publicado: (2026)

LLM4SecHW: Leveraging Domain Specific Large Language Model for Hardware Debugging
por: Fu, Weimin, et al.
Publicado: (2024)

CktEvo: Repository-Level RTL Code Benchmark for Design Evolution
por: Shi, Zhengyuan, et al.
Publicado: (2026)

Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement
por: Fang, Wenji, et al.
Publicado: (2026)

IncreRTL: Traceability-Guided Incremental RTL Generation under Requirement Evolution
por: Chen, Luanrong, et al.
Publicado: (2026)

Automated Multi-Agent Workflows for RTL Design
por: Bhattaram, Amulya, et al.
Publicado: (2025)

OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection
por: Cui, Fan, et al.
Publicado: (2024)

Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead
por: Yang, Guang, et al.
Publicado: (2025)

POET: Power-Oriented Evolutionary Tuning for LLM-Based RTL PPA Optimization
por: Ping, Heng, et al.
Publicado: (2026)

From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification
por: Ye, Junhao, et al.
Publicado: (2025)

Configuration Over Selection: Hyperparameter Sensitivity Exceeds Model Differences in Open-Source LLMs for RTL Generation
por: Shao, Minghao, et al.
Publicado: (2026)

Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning
por: Wang, Ning, et al.
Publicado: (2024)

Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation
por: Liu, Jiale, et al.
Publicado: (2026)

PRO-V-R1: Reasoning Enhanced Programming Agent for RTL Verification
por: Zhao, Yujie, et al.
Publicado: (2025)

Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL
por: Cai, Siyang, et al.
Publicado: (2026)

Classification-Based Automatic HDL Code Generation Using LLMs
por: Sun, Wenhao, et al.
Publicado: (2024)

Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
por: Pinckney, Nathaniel, et al.
Publicado: (2024)

EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
por: Guo, Ping, et al.
Publicado: (2025)

Zero-Shot RTL Code Generation with Attention Sink Augmented Large Language Models
por: Sandal, Selim, et al.
Publicado: (2024)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
por: Yin, Shuo, et al.
Publicado: (2026)

FVDebug: An LLM-Driven Debugging Assistant for Automated Root Cause Analysis of Formal Verification Failures
por: Bai, Yunsheng, et al.
Publicado: (2025)

RTLSquad: Multi-Agent Based Interpretable RTL Design
por: Wang, Bowei, et al.
Publicado: (2025)

MEIC: Re-thinking RTL Debug Automation using LLMs
por: Xu, Ke, et al.
Publicado: (2024)

Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS
por: DeLorenzo, Matthew, et al.
Publicado: (2024)

VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction
por: Wang, Ning, et al.
Publicado: (2025)

MAGNet: A Multi-Scale Attention-Guided Graph Fusion Network for DRC Violation Detection
por: Lu, Weihan, et al.
Publicado: (2025)

Natural Language to Verilog: Design of a Recurrent Spiking Neural Network using Large Language Models and ChatGPT
por: Vitolo, Paola, et al.
Publicado: (2024)

NotSoTiny: A Large, Living Benchmark for RTL Code Generation
por: Ghorab, Razine Moundir, et al.
Publicado: (2025)

MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning
por: Liu, Mingju, et al.
Publicado: (2024)

Hybrid Systolic Array Accelerator with Optimized Dataflow for Edge Large Language Model Inference
por: Chen, Chun-Ting, et al.
Publicado: (2025)

SymRTLO: Enhancing RTL Code Optimization with LLMs and Neuron-Inspired Symbolic Reasoning
por: Wang, Yiting, et al.
Publicado: (2025)

M$^2$-ViT: Accelerating Hybrid Vision Transformers with Two-Level Mixed Quantization
por: Liang, Yanbiao, et al.
Publicado: (2024)

FlightLLM: Efficient Large Language Model Inference with a Complete Mapping Flow on FPGAs
por: Zeng, Shulin, et al.
Publicado: (2024)

Large Language Model (LLM) for Standard Cell Layout Design Optimization
por: Ho, Chia-Tung, et al.
Publicado: (2024)

ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model
por: Qin, Haiyan, et al.
Publicado: (2025)