Copertina

ViTAD: Timing Violation-Aware Debugging of RTL Code using Large Language Models

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Lv, Wenhao, Xia, Yingjie, Chen, Xiyuan, Kuang, Li
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture Artificial Intelligence
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

SecFSM: Knowledge Graph-Guided Verilog Code Generation for Secure Finite State Machines in Systems-on-Chip
di: Hu, Ziteng, et al.
Pubblicazione: (2025)

EDA-Aware RTL Generation with Large Language Models
di: Islam, Mubashir ul, et al.
Pubblicazione: (2024)

ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation
di: Deng, Chenhui, et al.
Pubblicazione: (2025)

Assessing Large Language Models in Generating RTL Design Specifications
di: Huang, Hung-Ming, et al.
Pubblicazione: (2025)

RTLRewriter: Methodologies for Large Models aided RTL Code Optimization
di: Yao, Xufeng, et al.
Pubblicazione: (2024)

LLM-FSM: Scaling Large Language Models for Finite-State Reasoning in RTL Code Generation
di: Wu, Yuheng, et al.
Pubblicazione: (2026)

LLM4SecHW: Leveraging Domain Specific Large Language Model for Hardware Debugging
di: Fu, Weimin, et al.
Pubblicazione: (2024)

CktEvo: Repository-Level RTL Code Benchmark for Design Evolution
di: Shi, Zhengyuan, et al.
Pubblicazione: (2026)

Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement
di: Fang, Wenji, et al.
Pubblicazione: (2026)

IncreRTL: Traceability-Guided Incremental RTL Generation under Requirement Evolution
di: Chen, Luanrong, et al.
Pubblicazione: (2026)

Automated Multi-Agent Workflows for RTL Design
di: Bhattaram, Amulya, et al.
Pubblicazione: (2025)

OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection
di: Cui, Fan, et al.
Pubblicazione: (2024)

Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead
di: Yang, Guang, et al.
Pubblicazione: (2025)

POET: Power-Oriented Evolutionary Tuning for LLM-Based RTL PPA Optimization
di: Ping, Heng, et al.
Pubblicazione: (2026)

From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification
di: Ye, Junhao, et al.
Pubblicazione: (2025)

Configuration Over Selection: Hyperparameter Sensitivity Exceeds Model Differences in Open-Source LLMs for RTL Generation
di: Shao, Minghao, et al.
Pubblicazione: (2026)

Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning
di: Wang, Ning, et al.
Pubblicazione: (2024)

Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation
di: Liu, Jiale, et al.
Pubblicazione: (2026)

PRO-V-R1: Reasoning Enhanced Programming Agent for RTL Verification
di: Zhao, Yujie, et al.
Pubblicazione: (2025)

Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL
di: Cai, Siyang, et al.
Pubblicazione: (2026)

Classification-Based Automatic HDL Code Generation Using LLMs
di: Sun, Wenhao, et al.
Pubblicazione: (2024)

Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
di: Pinckney, Nathaniel, et al.
Pubblicazione: (2024)

EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
di: Guo, Ping, et al.
Pubblicazione: (2025)

Zero-Shot RTL Code Generation with Attention Sink Augmented Large Language Models
di: Sandal, Selim, et al.
Pubblicazione: (2024)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
di: Yin, Shuo, et al.
Pubblicazione: (2026)

FVDebug: An LLM-Driven Debugging Assistant for Automated Root Cause Analysis of Formal Verification Failures
di: Bai, Yunsheng, et al.
Pubblicazione: (2025)

RTLSquad: Multi-Agent Based Interpretable RTL Design
di: Wang, Bowei, et al.
Pubblicazione: (2025)

MEIC: Re-thinking RTL Debug Automation using LLMs
di: Xu, Ke, et al.
Pubblicazione: (2024)

Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS
di: DeLorenzo, Matthew, et al.
Pubblicazione: (2024)

VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction
di: Wang, Ning, et al.
Pubblicazione: (2025)

MAGNet: A Multi-Scale Attention-Guided Graph Fusion Network for DRC Violation Detection
di: Lu, Weihan, et al.
Pubblicazione: (2025)

Natural Language to Verilog: Design of a Recurrent Spiking Neural Network using Large Language Models and ChatGPT
di: Vitolo, Paola, et al.
Pubblicazione: (2024)

NotSoTiny: A Large, Living Benchmark for RTL Code Generation
di: Ghorab, Razine Moundir, et al.
Pubblicazione: (2025)

MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning
di: Liu, Mingju, et al.
Pubblicazione: (2024)

Hybrid Systolic Array Accelerator with Optimized Dataflow for Edge Large Language Model Inference
di: Chen, Chun-Ting, et al.
Pubblicazione: (2025)

SymRTLO: Enhancing RTL Code Optimization with LLMs and Neuron-Inspired Symbolic Reasoning
di: Wang, Yiting, et al.
Pubblicazione: (2025)

M$^2$-ViT: Accelerating Hybrid Vision Transformers with Two-Level Mixed Quantization
di: Liang, Yanbiao, et al.
Pubblicazione: (2024)

FlightLLM: Efficient Large Language Model Inference with a Complete Mapping Flow on FPGAs
di: Zeng, Shulin, et al.
Pubblicazione: (2024)

Large Language Model (LLM) for Standard Cell Layout Design Optimization
di: Ho, Chia-Tung, et al.
Pubblicazione: (2024)

ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model
di: Qin, Haiyan, et al.
Pubblicazione: (2025)