MAHL: Multi-Agent LLM-Guided Hierarchical Chiplet Design with Adaptive Debugging

Documenti analoghi

• Bridging the Last Mile of Circuit Design: PostEDA-Bench, a Hierarchical Benchmark for PPA Convergence and DRC Fixing
  di: Liu, Pengju, et al.
  Pubblicazione: (2026)
• Tiny Chiplets Enabled by Packaging Scaling: Opportunities in ESD Protection and Signal Integrity
  di: Haque, Emad, et al.
  Pubblicazione: (2025)
• HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
  di: Tang, Jinwei, et al.
  Pubblicazione: (2024)
• CRADLE: Conversational RTL Design Space Exploration with LLM-based Multi-Agent Systems
  di: Krupp, Lukas, et al.
  Pubblicazione: (2025)
• ChatNeuroSim: An LLM Agent Framework for Automated Compute-in-Memory Accelerator Deployment and Optimization
  di: Lee, Ming-Yen, et al.
  Pubblicazione: (2026)