:: Library Catalog

Copertina

Salvato in:

Dettagli Bibliografici
Autori principali:	Ahmad, Adeel, Kamal, Ahmad Tameem, Amir, Nouman, Zafar, Bilal, Nasir, Saad Bin
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture Artificial Intelligence
Accesso online:	https://arxiv.org/abs/2508.14899
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

GenAI-Driven Approach to RISC-V Supply Chain Exploration
di: Petrovic, Nenad, et al.
Pubblicazione: (2026)

Chiplet-Based RISC-V SoC with Modular AI Acceleration
di: Bharadwaj, Suhas Suresh, et al.
Pubblicazione: (2025)

NLS: Natural-Level Synthesis for Hardware Implementation Through GenAI
di: Yang, Kaiyuan, et al.
Pubblicazione: (2025)

Physical Design of UET-RVMCU: A Streamlined Open-Source RISC-V Microcontroller
di: Azhar, Abdullah, et al.
Pubblicazione: (2026)

All Artificial, Less Intelligence: GenAI through the Lens of Formal Verification
di: Gadde, Deepak Narayan, et al.
Pubblicazione: (2024)

Assessing Tenstorrent's RISC-V MatMul Acceleration Capabilities
di: Cavagna, Hiari Pizzini, et al.
Pubblicazione: (2025)

KWT-Tiny: RISC-V Accelerated, Embedded Keyword Spotting Transformer
di: Al-Qawlaq, Aness, et al.
Pubblicazione: (2024)

Spatzformer: An Efficient Reconfigurable Dual-Core RISC-V V Cluster for Mixed Scalar-Vector Workloads
di: Perotti, Matteo, et al.
Pubblicazione: (2024)

Enable Lightweight and Precision-Scalable Posit/IEEE-754 Arithmetic in RISC-V Cores for Transprecision Computing
di: Li, Qiong, et al.
Pubblicazione: (2025)

Support Vector Machines Classification on Bendable RISC-V
di: Vergos, Polykarpos, et al.
Pubblicazione: (2025)

CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge Device
di: and, Yan-Cheng Guo, et al.
Pubblicazione: (2025)

Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs
di: Sabih, Muhammad, et al.
Pubblicazione: (2025)

OpenGeMM: A High-Utilization GeMM Accelerator Generator with Lightweight RISC-V Control and Tight Memory Coupling
di: Yi, Xiaoling, et al.
Pubblicazione: (2024)

Dual-Issue Execution of Mixed Integer and Floating-Point Workloads on Energy-Efficient In-Order RISC-V Cores
di: Colagrande, Luca, et al.
Pubblicazione: (2025)

Enabling Syscall Intercept for RISC-V
di: Andrić, Petar, et al.
Pubblicazione: (2025)

Full-stack evaluation of Machine Learning inference workloads for RISC-V systems
di: Bhattacharjee, Debjyoti, et al.
Pubblicazione: (2024)

A Reconfigurable Multiplier Architecture for Error-Resilient Applications in RISC-V Core
di: Jaswal, Pragun, et al.
Pubblicazione: (2026)

Enabling Physical AI at the Edge: Hardware-Accelerated Recovery of System Dynamics
di: Xu, Bin, et al.
Pubblicazione: (2025)

A Heterogeneous RISC-V based SoC for Secure Nano-UAV Navigation
di: Valente, Luca, et al.
Pubblicazione: (2024)

RISC-V R-Extension: Advancing Efficiency with Rented-Pipeline for Edge DNN Processing
di: Kim, Won Hyeok, et al.
Pubblicazione: (2024)

Towards Efficient IMC Accelerator Design Through Joint Hardware-Workload Co-optimization
di: Krestinskaya, Olga, et al.
Pubblicazione: (2024)

Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips
di: Koenig, Cyril, et al.
Pubblicazione: (2025)

Optimization of a Line Detection Algorithm for Autonomous Vehicles on a RISC-V with Accelerator
di: Belda, María José, et al.
Pubblicazione: (2024)

Communication Characterization of AI Workloads for Large-scale Multi-chiplet Accelerators
di: Musavi, Mariam, et al.
Pubblicazione: (2024)

Towards Efficient Neuro-Symbolic AI: From Workload Characterization to Hardware Architecture
di: Wan, Zishen, et al.
Pubblicazione: (2024)

WebRISC-V: A 64-bit RISC-V Pipeline Simulator for Computer Architecture Classes
di: Giorgi, Roberto, et al.
Pubblicazione: (2025)

Design Conductor: An agent autonomously builds a 1.5 GHz Linux-capable RISC-V CPU
di: The Verkor Team, et al.
Pubblicazione: (2026)

Mixed-precision Neural Networks on RISC-V Cores: ISA extensions for Multi-Pumped Soft SIMD Operations
di: Armeniakos, Giorgos, et al.
Pubblicazione: (2024)

Hardware-Aware Neural Network Compilation with Learned Optimization: A RISC-V Accelerator Approach
di: Ganti, Ravindra, et al.
Pubblicazione: (2025)

VMXDOTP: A RISC-V Vector ISA Extension for Efficient Microscaling (MX) Format Acceleration
di: Wipfli, Max, et al.
Pubblicazione: (2026)

In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
di: Spagnolo, Tommaso, et al.
Pubblicazione: (2026)

Wildcat: Educational RISC-V Microprocessors
di: Schoeberl, Martin
Pubblicazione: (2025)

Makinote: An FPGA-Based HW/SW Platform for Pre-Silicon Emulation of RISC-V Designs
di: Perdomo, Elias, et al.
Pubblicazione: (2024)

The Role of Advanced Computer Architectures in Accelerating Artificial Intelligence Workloads
di: Amin, Shahid, et al.
Pubblicazione: (2025)

Messaging-based Adaptive Vector Computing (MAVeC) Accelerator for AI Workloads
di: Chowdhury, Md. Rownak Hossain, et al.
Pubblicazione: (2024)

Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
di: Lei, Jie, et al.
Pubblicazione: (2026)

A Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN Inference
di: Wang, Chuanning, et al.
Pubblicazione: (2024)

Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
di: Huo, Juncheng, et al.
Pubblicazione: (2025)

SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions
di: Manoni, Simone, et al.
Pubblicazione: (2025)

Towards Zero-Stall Matrix Multiplication on Energy-Efficient RISC-V Clusters for Machine Learning Acceleration
di: Colagrande, Luca, et al.
Pubblicazione: (2025)