Copertina

Improving Chip Design Enablement for Universities in Europe -- A Position Paper

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Krupp, Lukas, O'Connor, Ian, Benini, Luca, Studer, Christoph, Rodrigues, Joachim, Wehn, Norbert
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

From RTL to Prompt Coding: Empowering the Next Generation of Chip Designers through LLMs
di: Krupp, Lukas, et al.
Pubblicazione: (2026)

Security Risks in Machining Process Monitoring: Sequence-to-Sequence Learning for Reconstruction of CNC Axis Positions
di: Krupp, Lukas, et al.
Pubblicazione: (2026)

CRADLE: Conversational RTL Design Space Exploration with LLM-based Multi-Agent Systems
di: Krupp, Lukas, et al.
Pubblicazione: (2025)

Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips
di: Koenig, Cyril, et al.
Pubblicazione: (2025)

A Multicast-Capable AXI Crossbar for Many-core Machine Learning Accelerators
di: Colagrande, Luca, et al.
Pubblicazione: (2025)

Distributed Inference with Minimal Off-Chip Traffic for Transformers on Low-Power MCUs
di: Bochem, Severin, et al.
Pubblicazione: (2024)

Late Breaking Results: Boosting Efficient Dual-Issue Execution on Lightweight RISC-V Cores
di: Colagrande, Luca, et al.
Pubblicazione: (2026)

Dual-Issue Execution of Mixed Integer and Floating-Point Workloads on Energy-Efficient In-Order RISC-V Cores
di: Colagrande, Luca, et al.
Pubblicazione: (2025)

A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design
di: Perotti, Matteo, et al.
Pubblicazione: (2022)

Trikarenos: A Fault-Tolerant RISC-V-based Microcontroller for CubeSats in 28nm
di: Rogenmoser, Michael, et al.
Pubblicazione: (2023)

Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors
di: Colagrande, Luca, et al.
Pubblicazione: (2025)

A 46 Gbps 12 pJ/b Sparsity-Adaptive Beamspace Equalizer for mmWave Massive MIMO in 22FDX
di: Mirfarshbafan, Seyed Hadi, et al.
Pubblicazione: (2024)

Enhanced LPDDR4X PHY in 12 nm FinFET
di: Feldmann, Johannes, et al.
Pubblicazione: (2025)

Ara2: Exploring Single- and Multi-Core Vector Processing with an Efficient RVV 1.0 Compliant Open-Source Processor
di: Perotti, Matteo, et al.
Pubblicazione: (2023)

AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors
di: Purayil, Navaneeth Kunhi, et al.
Pubblicazione: (2025)

Low-power, Energy-efficient, Cardiologist-level Atrial Fibrillation Detection for Wearable Devices
di: Loroch, Dominik, et al.
Pubblicazione: (2025)

relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
di: Rogenmoser, Michael, et al.
Pubblicazione: (2025)

Network Design for Wafer-Scale Systems with Wafer-on-Wafer Hybrid Bonding
di: Iff, Patrick, et al.
Pubblicazione: (2026)

RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures
di: Iff, Patrick, et al.
Pubblicazione: (2023)

Error Detection and Correction Codes for Safe In-Memory Computations
di: Parrini, Luca, et al.
Pubblicazione: (2024)

ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
di: Ottaviano, Alessandro, et al.
Pubblicazione: (2023)

How to keep pushing ML accelerator performance? Know your rooflines!
di: Verhelst, Marian, et al.
Pubblicazione: (2025)

O-POPE: High-Frequency Pipelined Outer Product based GEMM acceleration with minimal buffering overhead
di: Cammarata, Danilo, et al.
Pubblicazione: (2026)

Enabling Efficient Hybrid Systolic Computation in Shared L1-Memory Manycore Clusters
di: Mazzola, Sergio, et al.
Pubblicazione: (2024)

Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs
di: Koenig, Cyril, et al.
Pubblicazione: (2025)

FlatAttention: Dataflow and Fabric Collectives Co-Optimization for Large Attention-Based Model Inference on Tile-Based Accelerators
di: Zhang, Chi, et al.
Pubblicazione: (2026)

SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design
di: Alvanaki, Elisavet Lydia, et al.
Pubblicazione: (2025)

A Jammer-Resilient 2.87 mm$^2$ 1.28 MS/s 310 mW Multi-Antenna Synchronization ASIC in 65 nm
di: Arquint, Flurin, et al.
Pubblicazione: (2025)

A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
di: Benz, Thomas, et al.
Pubblicazione: (2025)

Insights from Basilisk: Are Open-Source EDA Tools Ready for a Multi-Million-Gate, Linux-Booting RV64 SoC Design?
di: Sauter, Philippe, et al.
Pubblicazione: (2024)

A 1.2 mm$^2$ 416 mW 1.44 Mmat/s 64$\times$16 Matrix Preprocessing ASIC for Massive MIMO in 22FDX
di: Nonaca, Darja, et al.
Pubblicazione: (2024)

TOP: Towards Open & Predictable Heterogeneous SoCs
di: Valente, Luca, et al.
Pubblicazione: (2024)

Towards Zero-Stall Matrix Multiplication on Energy-Efficient RISC-V Clusters for Machine Learning Acceleration
di: Colagrande, Luca, et al.
Pubblicazione: (2025)

MiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V cores
di: Bertaccini, Luca, et al.
Pubblicazione: (2022)

Optimizing Scalable Multi-Cluster Architectures for Next-Generation Wireless Sensing and Communication
di: Riedel, Samuel, et al.
Pubblicazione: (2025)

HyperCroc: End-to-End Open-Source RISC-V MCU with a Plug-In Interface for Domain-Specific Accelerators
di: Sauter, Philippe, et al.
Pubblicazione: (2026)

Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency
di: Perotti, Matteo, et al.
Pubblicazione: (2023)

MXDOTP: A RISC-V ISA Extension for Enabling Microscaling (MX) Floating-Point Dot Products
di: İslamoğlu, Gamze, et al.
Pubblicazione: (2025)

PELS: A Lightweight and Flexible Peripheral Event Linking System for Ultra-Low Power IoT Processors
di: Ottaviano, Alessandro, et al.
Pubblicazione: (2023)

TROOP: At-the-Roofline Performance for Vector Processors on Low Operational Intensity Workloads
di: Purayil, Navaneeth Kunhi, et al.
Pubblicazione: (2025)