:: Library Catalog

Imagen de Portada

Guardado en:

Detalles Bibliográficos
Autores principales:	Abushahla, Hamza A., Varam, Dara, Panopio, Ariel Justine N., AlHajri, Mohamed I.
Formato:	Preprint
Publicado:	2025
Materias:	Machine Learning Artificial Intelligence Hardware Architecture
Acceso en línea:	https://arxiv.org/abs/2508.15008
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Different Strokes for Different Folks: Writer Identification for Historical Arabic Manuscripts
por: Abushahla, Hamza A., et al.
Publicado: (2026)

FPGA-Based Neural Network Accelerators for Space Applications: A Survey
por: Antunes, Pedro, et al.
Publicado: (2025)

Comprehensive Design Space Exploration for Tensorized Neural Network Hardware Accelerators
por: Zhang, Jinsong, et al.
Publicado: (2025)

Enhancing Computational Efficiency in Intensive Domains via Redundant Residue Number Systems
por: Mousavi, Soudabeh, et al.
Publicado: (2024)

On-Chip Hardware-Aware Quantization for Mixed Precision Neural Networks
por: Huang, Wei, et al.
Publicado: (2023)

Embedded FPGA Acceleration of Brain-Like Neural Networks: Online Learning to Scalable Inference
por: Hafiz, Muhammad Ihsan Al, et al.
Publicado: (2025)

KANtize: Exploring Low-bit Quantization of Kolmogorov-Arnold Networks for Efficient Inference
por: Errabii, Sohaib, et al.
Publicado: (2026)

RESQ: A Unified Framework for REliability- and Security Enhancement of Quantized Deep Neural Networks
por: Mohammadi, Ali Soltan, et al.
Publicado: (2026)

Energy-Efficient FPGA Framework for Non-Quantized Convolutional Neural Networks
por: Athanasiadis, Angelos, et al.
Publicado: (2025)

Neural Network Acceleration on MPSoC board: Integrating SLAC's SNL, Rogue Software and Auto-SNL
por: Rahali, Hamza Ezzaoui, et al.
Publicado: (2025)

Tensor-Compressed and Fully-Quantized Training of Neural PDE Solvers
por: Lu, Jinming, et al.
Publicado: (2025)

BF-IMNA: A Bit Fluid In-Memory Neural Architecture for Neural Network Acceleration
por: Rakka, Mariam, et al.
Publicado: (2024)

Physical Design of UET-RVMCU: A Streamlined Open-Source RISC-V Microcontroller
por: Azhar, Abdullah, et al.
Publicado: (2026)

BiKA: Kolmogorov-Arnold-Network-inspired Ultra Lightweight Neural Network Hardware Accelerator
por: Liu, Yuhao, et al.
Publicado: (2026)

Trikarenos: A Fault-Tolerant RISC-V-based Microcontroller for CubeSats in 28nm
por: Rogenmoser, Michael, et al.
Publicado: (2023)

Monitor Placement for Fault Localization in Deep Neural Network Accelerators
por: Liu, Wei-Kai
Publicado: (2023)

Low Power Approximate Multiplier Architecture for Deep Neural Networks
por: Jaswal, Pragun, et al.
Publicado: (2025)

APSQ: Additive Partial Sum Quantization with Algorithm-Hardware Co-Design
por: Tan, Yonghao, et al.
Publicado: (2025)

A Configurable and Efficient Memory Hierarchy for Neural Network Hardware Accelerator
por: Bause, Oliver, et al.
Publicado: (2024)

Accelerating MRI Uncertainty Estimation with Mask-based Bayesian Neural Network
por: Zhang, Zehuan, et al.
Publicado: (2024)

FPGA Resource-aware Structured Pruning for Real-Time Neural Networks
por: Ramhorst, Benjamin, et al.
Publicado: (2023)

GRAU: Generic Reconfigurable Activation Unit Design for Neural Network Hardware Accelerators
por: Liu, Yuhao, et al.
Publicado: (2026)

Sparsity-Aware Hardware-Software Co-Design of Spiking Neural Networks: An Overview
por: Aliyev, Ilkin, et al.
Publicado: (2024)

Ageing Monitoring for Commercial Microcontrollers Based on Timing Windows
por: Lanzieri, Leandro, et al.
Publicado: (2026)

FastMamba: A High-Speed and Efficient Mamba Accelerator on FPGA with Accurate Quantization
por: Wang, Aotao, et al.
Publicado: (2025)

M$^2$-ViT: Accelerating Hybrid Vision Transformers with Two-Level Mixed Quantization
por: Liang, Yanbiao, et al.
Publicado: (2024)

Enhancing LUT-based Deep Neural Networks Inference through Architecture and Connectivity Optimization
por: Lou, Binglei, et al.
Publicado: (2026)

SparseLUT: Sparse Connectivity Optimization for Lookup Table-based Deep Neural Networks
por: Lou, Binglei, et al.
Publicado: (2025)

Phi: Leveraging Pattern-based Hierarchical Sparsity for High-Efficiency Spiking Neural Networks
por: Wei, Chiyue, et al.
Publicado: (2025)

Bitwise Systolic Array Architecture for Runtime-Reconfigurable Multi-precision Quantized Multiplication on Hardware Accelerators
por: Liu, Yuhao, et al.
Publicado: (2026)

Model Quantization and Hardware Acceleration for Vision Transformers: A Comprehensive Survey
por: Du, Dayou, et al.
Publicado: (2024)

Adaptive Robotic Arm Control with a Spiking Recurrent Neural Network on a Digital Accelerator
por: Linares-Barranco, Alejandro, et al.
Publicado: (2024)

Shavette: Low Power Neural Network Acceleration via Algorithm-level Error Detection and Undervolting
por: Rinkinen, Mikael, et al.
Publicado: (2024)

Memristor-Based Neural Network Accelerators for Space Applications: Enhancing Performance with Temporal Averaging and SIRENs
por: Rudge, Zacharia A., et al.
Publicado: (2025)

TrIM, Triangular Input Movement Systolic Array for Convolutional Neural Networks: Dataflow and Analytical Modelling
por: Sestito, Cristian, et al.
Publicado: (2024)

Optimizing Neural Networks with Learnable Non-Linear Activation Functions via Lookup-Based FPGA Acceleration
por: Yin, Mengyuan, et al.
Publicado: (2025)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge Accelerators
por: Machetti, Simone, et al.
Publicado: (2024)

Panacea: Novel DNN Accelerator using Accuracy-Preserving Asymmetric Quantization and Energy-Saving Bit-Slice Sparsity
por: Kam, Dongyun, et al.
Publicado: (2024)

A Survey on LUT-based Deep Neural Networks Implemented in FPGAs
por: Guo, Zeyu
Publicado: (2025)

Mixed-precision Neural Networks on RISC-V Cores: ISA extensions for Multi-Pumped Soft SIMD Operations
por: Armeniakos, Giorgos, et al.
Publicado: (2024)