Imagen de Portada

Row-Column Hybrid Grouping for Fault-Resilient Multi-Bit Weight Representation on IMC Arrays

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Jeon, Kang Eun, Yeon, Sangheum, Kim, Jinhee, Bang, Hyeonsu, Rhe, Johnny, Ko, Jong Hwan
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture Artificial Intelligence
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Low-Rank Compression for IMC Arrays
por: Jeon, Kang Eun, et al.
Publicado: (2025)

RangeGuard: Efficient, Bounded Approximate Error Correction for Reliable DNNs
por: Ko, Hanum, et al.
Publicado: (2026)

Column-wise Quantization of Weights and Partial Sums for Accurate and Efficient Compute-In-Memory Accelerators
por: Kim, Jiyoon, et al.
Publicado: (2025)

MEMHD: Memory-Efficient Multi-Centroid Hyperdimensional Computing for Fully-Utilized In-Memory Computing Architectures
por: Kang, Do Yeong, et al.
Publicado: (2025)

Weight Transformations in Bit-Sliced Crossbar Arrays for Fault Tolerant Computing-in-Memory: Design Techniques and Evaluation Framework
por: Malhotra, Akul, et al.
Publicado: (2025)

Efficient Multi-bit Quantization Network Training via Weight Bias Correction and Bit-wise Coreset Sampling
por: Kim, Jinhee, et al.
Publicado: (2025)

A Bit Level Weight Reordering Strategy Based on Column Similarity to Explore Weight Sparsity in RRAM-based NN Accelerator
por: Yang, Weiping, et al.
Publicado: (2025)

WAGONN: Weight Bit Agglomeration in Crossbar Arrays for Reduced Impact of Interconnect Resistance on DNN Inference Accuracy
por: Victor, Jeffry, et al.
Publicado: (2024)

Stoch-IMC: A Bit-Parallel Stochastic In-Memory Computing Architecture Based on STT-MRAM
por: Hajisadeghi, Amir M., et al.
Publicado: (2024)

TruncQuant: Truncation-Ready Quantization for DNNs with Flexible Weight Bit Precision
por: Kim, Jinhee, et al.
Publicado: (2025)

Bit-Flip Fault Attack: Crushing Graph Neural Networks via Gradual Bit Search
por: Abharian, Sanaz Kazemi, et al.
Publicado: (2025)

ADS-IMC: Accelerating Data Sorting with In-Memory Computation
por: Dhakad, Narendra Singh, et al.
Publicado: (2026)

Analysis of Single Event Induced Bit Faults in a Deep Neural Network Accelerator Pipeline
por: Jonckers, Naïn, et al.
Publicado: (2025)

Lightweight Unified Sha-3/Shake Architecture with a Fault-Resilient State
por: Ewert, Christian, et al.
Publicado: (2025)

Platinum: Path-Adaptable LUT-Based Accelerator Tailored for Low-Bit Weight Matrix Multiplication
por: Shan, Haoxuan, et al.
Publicado: (2025)

FORTALESA: Fault-Tolerant Reconfigurable Systolic Array for DNN Inference
por: Cherezova, Natalia, et al.
Publicado: (2025)

ORAP: Optimized Row Access Prefetching for Rowhammer-mitigated Memory
por: Merrell, Maccoy, et al.
Publicado: (2026)

Compromising the Intelligence of Modern DNNs: On the Effectiveness of Targeted RowPress
por: Zhou, Ranyang, et al.
Publicado: (2024)

An Experimental Characterization of Combined RowHammer and RowPress Read Disturbance in Modern DRAM Chips
por: Luo, Haocong, et al.
Publicado: (2024)

Binary Weight Multi-Bit Activation Quantization for Compute-in-Memory CNN Accelerators
por: Zhou, Wenyong, et al.
Publicado: (2025)

BitROM: Weight Reload-Free CiROM Architecture Towards Billion-Parameter 1.58-bit LLM Inference
por: Zhang, Wenlun, et al.
Publicado: (2025)

CoMeT: Count-Min-Sketch-based Row Tracking to Mitigate RowHammer at Low Cost
por: Bostanci, F. Nisa, et al.
Publicado: (2024)

Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution
por: Song, Chang Eun, et al.
Publicado: (2025)

Bayes2IMC: In-Memory Computing for Bayesian Binary Neural Networks
por: Katti, Prabodh, et al.
Publicado: (2024)

RoMe: Row Granularity Access Memory System for Large Language Models
por: Nam, Hwayong, et al.
Publicado: (2025)

Exploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Accelerators
por: Taheri, Mahdi, et al.
Publicado: (2024)

ENFOR-SA: End-to-end Cross-layer Transient Fault Injector for Efficient and Accurate DNN Reliability Assessment on Systolic Arrays
por: Tonetto, Rafael Billig, et al.
Publicado: (2026)

ResiLogic: Leveraging Composability and Diversity to Design Fault and Intrusion Resilient Chips
por: Sheikh, Ahmad T., et al.
Publicado: (2024)

MSQ: Memory-Efficient Bit Sparsification Quantization
por: Han, Seokho, et al.
Publicado: (2025)

A 28nm 1.80Mb/mm2 Digital/Analog Hybrid SRAM-CIM Macro Using 2D-Weighted Capacitor Array for Complex Number Mac Operations
por: Konno, Shota, et al.
Publicado: (2025)

BitParticle: Partializing Sparse Dual-Factors to Build Quasi-Synchronizing MAC Arrays for Energy-efficient DNNs
por: Qiaoyuan, Feilong, et al.
Publicado: (2025)

RowPress Vulnerability in Modern DRAM Chips
por: Luo, Haocong, et al.
Publicado: (2024)

Towards Efficient IMC Accelerator Design Through Joint Hardware-Workload Co-optimization
por: Krestinskaya, Olga, et al.
Publicado: (2024)

Trojan-Resilient NTT: Protecting Against Control Flow and Timing Faults on Reconfigurable Platforms
por: Paul, Rourab, et al.
Publicado: (2026)

ColumnDisturb: Understanding Column-based Read Disturbance in Real DRAM Chips and Implications for Future Systems
por: Yüksel, İsmail Emir, et al.
Publicado: (2025)

Presto: Hardware Acceleration of Ciphers for Hybrid Homomorphic Encryption
por: Jeon, Yeonsoo, et al.
Publicado: (2025)

Flexible Bit-Truncation Memory for Approximate Applications on the Edge
por: Oswald, William, et al.
Publicado: (2025)

No One-Size-Fits-All: A Workload-Driven Characterization of Bit-Parallel vs. Bit-Serial Data Layouts for Processing-using-Memory
por: Zhang, Jingyao, et al.
Publicado: (2025)

BitMoD: Bit-serial Mixture-of-Datatype LLM Acceleration
por: Chen, Yuzong, et al.
Publicado: (2024)

RowPress: Amplifying Read Disturbance in Modern DRAM Chips
por: Luo, Haocong, et al.
Publicado: (2023)