Cover Image

zkPHIRE: A Programmable Accelerator for ZKPs over HIgh-degRee, Expressive Gates

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Daftardar, Alhad, Mo, Jianqiao, Ah-kiow, Joey, Bünz, Benedikt, Garg, Siddharth, Reagen, Brandon
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture Cryptography and Security
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Need for zkSpeed: Accelerating HyperPlonk for Zero-Knowledge Proofs
by: Daftardar, Alhad, et al.
Published: (2025)

MTU: The Multifunction Tree Unit for Accelerating Zero-Knowledge Proofs
by: Mo, Jianqiao, et al.
Published: (2025)

SZKP: A Scalable Accelerator Architecture for Zero-Knowledge Proofs
by: Daftardar, Alhad, et al.
Published: (2024)

A Spatial Array for Spectrally Agile Wireless Processing
by: Rasteh, Ali, et al.
Published: (2025)

NTTSuite: Number Theoretic Transform Benchmarks for Accelerating Encrypted Computation
by: Ding, Juran, et al.
Published: (2024)

CiFlow: Dataflow Analysis and Optimization of Key Switching for Homomorphic Encryption
by: Neda, Negar, et al.
Published: (2023)

C2HLSC: Can LLMs Bridge the Software-to-Hardware Design Gap?
by: Collini, Luca, et al.
Published: (2024)

Field-Programmable Gate Array Architecture for Deep Learning: Survey & Future Directions
by: Boutros, Andrew, et al.
Published: (2024)

C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
by: Collini, Luca, et al.
Published: (2024)

Exploring the Agentic Frontier of Verilog Code Generation
by: Yubeaton, Patrick, et al.
Published: (2026)

FastCaps: A Design Methodology for Accelerating Capsule Network on Field Programmable Gate Arrays
by: Rahoof, Abdul, et al.
Published: (2025)

LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines
by: Bhandari, Jitendra, et al.
Published: (2024)

Quantum Hardware Roofline: Evaluating the Impact of Gate Expressivity on Quantum Processor Design
by: Kalloor, Justin, et al.
Published: (2024)

An Investigation of Hardware Security Bug Characteristics in Open-Source Projects
by: Ah-kiow, Joey, et al.
Published: (2024)

Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
by: Bhandari, Jitendra, et al.
Published: (2024)

TATAA: Programmable Mixed-Precision Transformer Acceleration with a Transformable Arithmetic Architecture
by: Wu, Jiajun, et al.
Published: (2024)

CapsBeam: Accelerating Capsule Network based Beamformer for Ultrasound Non-Steered Plane Wave Imaging on Field Programmable Gate Array
by: Rahoof, Abdul, et al.
Published: (2025)

Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design
by: Nakkab, Andre, et al.
Published: (2024)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
by: Collini, Luca, et al.
Published: (2026)

ReGate: Enabling Power Gating in Neural Processing Units
by: Xue, Yuqi, et al.
Published: (2025)

PrefixLLM: LLM-aided Prefix Circuit Design
by: Xiao, Weihua, et al.
Published: (2024)

A Comprehensive System Architecture using Field Programmable Gate Arrays Technology, Dijkstra's Algorithm, and Edge Computing for Emergency Response in Smart Cities
by: Assoul, Mahamat Abdel Aziz, et al.
Published: (2024)

Resilient and Secure Programmable System-on-Chip Accelerator Offload
by: Gouveia, Inês Pinto, et al.
Published: (2024)

Fletch: File-System Metadata Caching in Programmable Switches
by: Liu, Qingxiu, et al.
Published: (2025)

Huff-LLM: End-to-End Lossless Compression for Efficient LLM Inference
by: Yubeaton, Patrick, et al.
Published: (2025)

Pickle Prefetcher: Programmable and Scalable Last-Level Cache Prefetcher
by: Nguyen, Hoa, et al.
Published: (2025)

DX100: A Programmable Data Access Accelerator for Indirection
by: Khadem, Alireza, et al.
Published: (2025)

Towards Generalized On-Chip Communication for Programmable Accelerators in Heterogeneous Architectures
by: Zuckerman, Joseph, et al.
Published: (2024)

Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization
by: Chowdhury, Animesh Basak, et al.
Published: (2024)

A Hybrid Delay Model for Interconnected Multi-Input Gates
by: Ferdowsi, Arman, et al.
Published: (2024)

Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes
by: Caon, Michele, et al.
Published: (2024)

UpDown: Programmable fine-grained Events for Scalable Performance on Irregular Applications
by: Rajasukumar, Andronicus, et al.
Published: (2024)

Accelerating PageRank Algorithmic Tasks with a new Programmable Hardware Architecture
by: Chowdhury, Md Rownak Hossain, et al.
Published: (2024)

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
by: Blocklove, Jason, et al.
Published: (2024)

NX-CGRA: A Programmable Hardware Accelerator for Core Transformer Algorithms on Edge Devices
by: Prasad, Rohit
Published: (2025)

OptGM: An Optimized Gate Merging Method to Mitigate NBTI in Digital Circuits
by: Hajisadeghi, Amir M., et al.
Published: (2025)

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code
by: Hemadri, Raghu Vamshi, et al.
Published: (2025)

TRAPTI: Time-Resolved Analysis for SRAM Banking and Power Gating Optimization in Embedded Transformer Inference
by: Klhufek, Jan, et al.
Published: (2026)

Theoretical Analysis of the Efficient-Memory Matrix Storage Method for Quantum Emulation Accelerators with Gate Fusion on FPGAs
by: Le, Tran Xuan Hieu, et al.
Published: (2024)

RAGnaroX: A Secure, Local-Hosted ChatOps Assistant Using Small Language Models
by: Dornauer, Benedikt, et al.
Published: (2026)