DR-CircuitGNN: Training Acceleration of Heterogeneous Circuit Graph Neural Network on GPUs
Fuente:
arXiv
Saved in:
| Main Authors: | Luo, Yuebo, Li, Shiyang, Tao, Junran, Thorat, Kiran, Xie, Xi, Peng, Hongwu, Xu, Nuo, Ding, Caiwen, Huang, Shaoyi |
|---|---|
| Format: | Preprint |
| Published: |
2025
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
GSR-GNN: Training Acceleration and Memory-Saving Framework of Deep GNNs on Circuit Graph
by: Luo, Yuebo, et al.
Published: (2026)
by: Luo, Yuebo, et al.
Published: (2026)
RTop-K: Ultra-Fast Row-Wise Top-K Selection for Neural Network Acceleration on GPUs
by: Xie, Xi, et al.
Published: (2024)
by: Xie, Xi, et al.
Published: (2024)
MaxK-GNN: Extremely Fast GPU Kernel Design for Accelerating Graph Neural Networks Training
by: Peng, Hongwu, et al.
Published: (2023)
by: Peng, Hongwu, et al.
Published: (2023)
GROOT: Graph Edge Re-growth and Partitioning for the Verification of Large Designs in Logic Synthesis
by: Thorat, Kiran, et al.
Published: (2025)
by: Thorat, Kiran, et al.
Published: (2025)
TROJAN-GUARD: Hardware Trojans Detection Using GNN in RTL Designs
by: Thorat, Kiran, et al.
Published: (2025)
by: Thorat, Kiran, et al.
Published: (2025)
Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis
by: Thorat, Kiran, et al.
Published: (2023)
by: Thorat, Kiran, et al.
Published: (2023)
LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models
by: Thorat, Kiran, et al.
Published: (2025)
by: Thorat, Kiran, et al.
Published: (2025)
Evaluating Emerging AI/ML Accelerators: IPU, RDU, and NVIDIA/AMD GPUs
by: Peng, Hongwu, et al.
Published: (2023)
by: Peng, Hongwu, et al.
Published: (2023)
CudaForge: An Agent Framework with Hardware Feedback for CUDA Kernel Optimization
by: Zhang, Zijian, et al.
Published: (2025)
by: Zhang, Zijian, et al.
Published: (2025)
StitchCUDA: An Automated Multi-Agents End-to-End GPU Programing Framework with Rubric-based Agentic Reinforcement Learning
by: Li, Shiyang, et al.
Published: (2026)
by: Li, Shiyang, et al.
Published: (2026)
Bridging the Last Mile of Circuit Design: PostEDA-Bench, a Hierarchical Benchmark for PPA Convergence and DRC Fixing
by: Liu, Pengju, et al.
Published: (2026)
by: Liu, Pengju, et al.
Published: (2026)
CktGNN: Circuit Graph Neural Network for Electronic Design Automation
by: Dong, Zehao, et al.
Published: (2023)
by: Dong, Zehao, et al.
Published: (2023)
CUDAHercules: Benchmarking Hardware-Aware Expert-level CUDA Optimization for LLMs
by: Li, Shiyang, et al.
Published: (2026)
by: Li, Shiyang, et al.
Published: (2026)
FuncGNN: Learning Functional Semantics of Logic Circuits with Graph Neural Networks
by: Zhao, Qiyun
Published: (2025)
by: Zhao, Qiyun
Published: (2025)
GIF: A Conditional Multimodal Generative Framework for IR Drop Imaging in Chip Layouts
by: Thorat, Kiran, et al.
Published: (2026)
by: Thorat, Kiran, et al.
Published: (2026)
HetCCL: Accelerating LLM Training with Heterogeneous GPUs
by: Kim, Heehoon, et al.
Published: (2026)
by: Kim, Heehoon, et al.
Published: (2026)
Zero-Space Cost Fault Tolerance for Transformer-based Language Models on ReRAM
by: Li, Bingbing, et al.
Published: (2024)
by: Li, Bingbing, et al.
Published: (2024)
DF-GNN: Dynamic Fusion Framework for Attention Graph Neural Networks on GPUs
by: Liu, Jiahui, et al.
Published: (2024)
by: Liu, Jiahui, et al.
Published: (2024)
RankFlow: A Multi-Role Collaborative Reranking Workflow Utilizing Large Language Models
by: Jin, Can, et al.
Published: (2025)
by: Jin, Can, et al.
Published: (2025)
CUDABeaver: Benchmarking LLM-Based Automated CUDA Debugging
by: Li, Shiyang, et al.
Published: (2026)
by: Li, Shiyang, et al.
Published: (2026)
Detecting Code Vulnerabilities with Heterogeneous GNN Training
by: Luo, Yu, et al.
Published: (2025)
by: Luo, Yu, et al.
Published: (2025)
HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
by: Tang, Jinwei, et al.
Published: (2024)
by: Tang, Jinwei, et al.
Published: (2024)
SSNet: A Lightweight Multi-Party Computation Scheme for Practical Privacy-Preserving Machine Learning Service in the Cloud
by: Duan, Shijin, et al.
Published: (2024)
by: Duan, Shijin, et al.
Published: (2024)
Sketch-GNN: Scalable Graph Neural Networks with Sublinear Training Complexity
by: Ding, Mucong, et al.
Published: (2024)
by: Ding, Mucong, et al.
Published: (2024)
Shortest Circuits in Homology Classes of Graphs
by: Luo, Ye
Published: (2025)
by: Luo, Ye
Published: (2025)
Graph Neural Networks and Arithmetic Circuits
by: Barlag, Timon, et al.
Published: (2024)
by: Barlag, Timon, et al.
Published: (2024)
Attacking the Spike: On the Transferability and Security of Spiking Neural Networks to Adversarial Examples
by: Xu, Nuo, et al.
Published: (2022)
by: Xu, Nuo, et al.
Published: (2022)
HePGA: A Heterogeneous Processing-in-Memory based GNN Training Accelerator
by: Ogbogu, Chukwufumnanya, et al.
Published: (2025)
by: Ogbogu, Chukwufumnanya, et al.
Published: (2025)
Atlas: Hierarchical Partitioning for Quantum Circuit Simulation on GPUs (Extended Version)
by: Xu, Mingkuan, et al.
Published: (2024)
by: Xu, Mingkuan, et al.
Published: (2024)
Efficient Quantum Circuit Simulation by Tensor Network Methods on Modern GPUs
by: Pan, Feng, et al.
Published: (2023)
by: Pan, Feng, et al.
Published: (2023)
Recurrent Graph Neural Networks and Arithmetic Circuits
by: Barlag, Timon, et al.
Published: (2026)
by: Barlag, Timon, et al.
Published: (2026)
FPTC: A Fast Parallel Transform-based Codec for Efficient Asymmetric Signal Compression
by: Mechels, Ben, et al.
Published: (2026)
by: Mechels, Ben, et al.
Published: (2026)
A Differential Geometric View and Explainability of GNN on Evolving Graphs
by: Liu, Yazheng, et al.
Published: (2024)
by: Liu, Yazheng, et al.
Published: (2024)
Leapfrogging Sycamore: Harnessing 1432 GPUs for 7$\times$ Faster Quantum Random Circuit Sampling
by: Zhao, Xian-He, et al.
Published: (2024)
by: Zhao, Xian-He, et al.
Published: (2024)
Boolean-aware Boolean Circuit Classification: A Comprehensive Study on Graph Neural Network
by: Ni, Liwei, et al.
Published: (2024)
by: Ni, Liwei, et al.
Published: (2024)
AcOrch: Accelerating Sampling-based GNN Training under CPU-NPU Heterogeneous Environments
by: Chen, Kefu, et al.
Published: (2026)
by: Chen, Kefu, et al.
Published: (2026)
Exact, Average, and Broken Symmetries in a Simple Adaptive Monitored Circuit
by: Li, Zhi, et al.
Published: (2023)
by: Li, Zhi, et al.
Published: (2023)
Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation
by: Gao, Ming, et al.
Published: (2025)
by: Gao, Ming, et al.
Published: (2025)
Frontiers in Neural Circuits
Published: (2008)
Published: (2008)
Probabilistic Neural Circuits
by: Martires, Pedro Zuidberg Dos
Published: (2024)
by: Martires, Pedro Zuidberg Dos
Published: (2024)
Similar Items
-
GSR-GNN: Training Acceleration and Memory-Saving Framework of Deep GNNs on Circuit Graph
by: Luo, Yuebo, et al.
Published: (2026) -
RTop-K: Ultra-Fast Row-Wise Top-K Selection for Neural Network Acceleration on GPUs
by: Xie, Xi, et al.
Published: (2024) -
MaxK-GNN: Extremely Fast GPU Kernel Design for Accelerating Graph Neural Networks Training
by: Peng, Hongwu, et al.
Published: (2023) -
GROOT: Graph Edge Re-growth and Partitioning for the Verification of Large Designs in Logic Synthesis
by: Thorat, Kiran, et al.
Published: (2025) -
TROJAN-GUARD: Hardware Trojans Detection Using GNN in RTL Designs
by: Thorat, Kiran, et al.
Published: (2025)