Image de couverture de livre

TLGLock: A New Approach in Logic Locking Using Key-Driven Charge Recycling in Threshold Logic Gates

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Sahruri, Abdullah, Margala, Martin
Format:	Preprint
Publié:	2025
Sujets:	Cryptography and Security Hardware Architecture Emerging Technologies
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

ABC-FHE : A Resource-Efficient Accelerator Enabling Bootstrappable Parameters for Client-Side Fully Homomorphic Encryption
par: Yune, Sungwoong, et autres
Publié: (2025)

Do Not Trust Power Management: A Survey on Internal Energy-based Attacks Circumventing Trusted Execution Environments Security Properties
par: Gonidec, Gwenn Le, et autres
Publié: (2024)

In-Situ Encryption of Single-Transistor Nonvolatile Memories without Density Loss
par: Ovy, Sanwar Ahmed, et autres
Publié: (2025)

Research Directions for Verifiable Crypto-Physically Secure TEEs
par: Bellemare, Sylvain
Publié: (2024)

Control-Flow Attestation: Concepts, Solutions, and Open Challenges
par: Sha, Zhanyu, et autres
Publié: (2024)

Memristor-Based Lightweight Encryption
par: Siddiqi, Muhammad Ali, et autres
Publié: (2024)

SCE-NTT: A Hardware Accelerator for Number Theoretic Transform Using Superconductor Electronics
par: Razmkhah, Sasan, et autres
Publié: (2025)

DARTH-PUM: A Hybrid Processing-Using-Memory Architecture
par: Wong, Ryan, et autres
Publié: (2026)

The Impact of Logic Locking on Confidentiality: An Automated Evaluation
par: Reimann, Lennart M., et autres
Publié: (2025)

Utilizing Layout Effects for Analog Logic Locking
par: Aljafar, Muayad J., et autres
Publié: (2024)

Single-Cell Universal Logic-in-Memory Using 2T-nC FeRAM: An Area and Energy-Efficient Approach for Bulk Bitwise Computation
par: Biswas, Rudra, et autres
Publié: (2025)

Exploiting the Lock: Leveraging MiG-V's Logic Locking for Secret-Data Extraction
par: Reimann, Lennart M., et autres
Publié: (2024)

Scaling up Reversible Logic with HKI Superconducting Inductors
par: DeBenedictis, Erik P.
Publié: (2025)

A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions
par: M, Amogh K, et autres
Publié: (2025)

TroLL: Exploiting Structural Similarities between Logic Locking and Hardware Trojans
par: Liu, Yuntao, et autres
Publié: (2023)

Monolithic 3D Integration for Null Convention Logic (NCL)-Based Asynchronous Circuits
par: Zhang, Xiameng, et autres
Publié: (2026)

Omni 3D: BEOL-Compatible 3D Logic with Omnipresent Power, Signal, and Clock
par: Choi, Suhyeong, et autres
Publié: (2024)

Integrated Security Mechanisms for Weight Protection in Memristive Crossbar Arrays
par: Rahman, Muhammad Faheemur, et autres
Publié: (2025)

ELF: Efficient Logic Synthesis by Pruning Redundancy in Refactoring
par: Tsaras, Dimitris, et autres
Publié: (2025)

Logic Encryption: This Time for Real
par: Karn, Rupesh Raj, et autres
Publié: (2025)

On the Influence of the Laser Illumination on the Logic Cells Current Consumption
par: Petryk, Dmytro, et autres
Publié: (2024)

Reimagining Voltage-Controlled Cryogenic Boolean Logic Paradigm with Quantum-Enhanced Josephson Junction FETs
par: Islam, Md Mazharul, et autres
Publié: (2025)

PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
par: Chen, Zhiyu, et autres
Publié: (2024)

TroLLoc: Logic Locking and Layout Hardening for IC Security Closure against Hardware Trojans
par: Wang, Fangzhou, et autres
Publié: (2024)

HiSEP-Q: A Highly Scalable and Efficient Quantum Control Processor for Superconducting Qubits
par: Guo, Xiaorang, et autres
Publié: (2023)

Function Approximation Using Analog Building Blocks in Flexible Electronics
par: Duarte, Paula Carolina Lozano, et autres
Publié: (2025)

ResiLogic: Leveraging Composability and Diversity to Design Fault and Intrusion Resilient Chips
par: Sheikh, Ahmad T., et autres
Publié: (2024)

Length-Matching Routing for Programmable Photonic Circuits Using Best-First Strategy
par: Wang, Xiaoke, et autres
Publié: (2025)

Analog-to-Stochastic Converter Using Magnetic Tunnel Junction Devices for Vision Chips
par: Onizawa, Naoya, et autres
Publié: (2026)

Maximizing Memory-Level Parallelism via Integrated Stochastic Logic-in-Memory Architectures
par: Razi, Farzad, et autres
Publié: (2026)

Enabling Efficient and Scalable DRAM Read Disturbance Mitigation via New Experimental Insights into Modern DRAM Chips
par: Yağlıkçı, Abdullah Giray
Publié: (2024)

Prime+Retouch: When Cache is Locked and Leaked
par: Lee, Jaehyuk, et autres
Publié: (2024)

A wave-geometric duality for hyperdimensional computing
par: Poore, Tyler L.
Publié: (2026)

A Low-Cost Reliable Racetrack Cache Based on Data Compression
par: Cheshmikhani, Elham, et autres
Publié: (2025)

$R^4$: A Racetrack Register File with Runtime Software Reconfiguration
par: Hakert, Christian, et autres
Publié: (2025)

Towards Memory Specialization: A Case for Long-Term and Short-Term RAM
par: Li, Peijing, et autres
Publié: (2025)

Cognition Engines: A Row-Scale HVDC Architecture for Computational Continuity of AI
par: Churnock, Paul
Publié: (2025)

A Novel Low-Power Cache Architecture Based on 6-Transistor SRAM Cells
par: Dizabadi, Naser Khatti, et autres
Publié: (2026)

ARMAN: A Reconfigurable Monolithic 3D Accelerator Architecture for Convolutional Neural Networks
par: Sedaghatgoo, Ali, et autres
Publié: (2024)

Evaluating Computing Platforms for Sustainability: A Comparative Analysis of FPGAs against ASICs, GPUs, and CPUs
par: Sudarshan, Chetan Choppali, et autres
Publié: (2026)