Copertina

LLMulator: Generalizable Cost Modeling for Dataflow Accelerators with Input-Adaptive Control Flow

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Chang, Kaiyan, Zhu, Wenlong, Liang, Shengwen, Li, Huawei, Wang, Ying
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation
di: Chang, Kaiyan, et al.
Pubblicazione: (2024)

Graphitron: A Domain Specific Language for FPGA-based Graph Processing Accelerator Generation
di: Zhang, Xinmiao, et al.
Pubblicazione: (2024)

ChipGPT: How far are we from natural language hardware design
di: Chang, Kaiyan, et al.
Pubblicazione: (2023)

FEATHER: A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching
di: Tong, Jianming, et al.
Pubblicazione: (2024)

Stream-HLS: Towards Automatic Dataflow Acceleration
di: Basalama, Suhail, et al.
Pubblicazione: (2025)

Fast Cross-Operator Optimization of Attention Dataflow
di: Chang, Haodong, et al.
Pubblicazione: (2026)

DORA: Dataflow-Instruction Orchestration Architecture for DNN Acceleration
di: Chen, Xingzhen, et al.
Pubblicazione: (2026)

Multilayer Dataflow: Orchestrate Butterfly Sparsity to Accelerate Attention Computation
di: Wu, Haibin, et al.
Pubblicazione: (2024)

A High-Throughput FPGA Accelerator for Lightweight CNNs With Balanced Dataflow
di: Zhao, Zhiyuan, et al.
Pubblicazione: (2024)

StreamTensor: Make Tensors Stream in Dataflow Accelerators for LLMs
di: Ye, Hanchen, et al.
Pubblicazione: (2025)

FlexNeRFer: A Multi-Dataflow, Adaptive Sparsity-Aware Accelerator for On-Device NeRF Rendering
di: Noh, Seock-Hwan, et al.
Pubblicazione: (2025)

AccelCIM: Systematic Dataflow Exploration for SRAM Compute-in-Memory Accelerator
di: Xue, Chenhao, et al.
Pubblicazione: (2026)

LoopTree: Exploring the Fused-layer Dataflow Accelerator Design Space
di: Gilbert, Michael, et al.
Pubblicazione: (2024)

Sparsity-Aware Streaming SNN Accelerator with Output-Channel Dataflow for Automatic Modulation Classification
di: Yang, Kuilian, et al.
Pubblicazione: (2026)

VEDA: Efficient LLM Generation Through Voting-based KV Cache Eviction and Dataflow-flexible Accelerator
di: Wang, Zhican, et al.
Pubblicazione: (2025)

MIREDO: MIP-Driven Resource-Efficient Dataflow Optimization for Computing-in-Memory Accelerator
di: He, Xiaolin, et al.
Pubblicazione: (2025)

Stream: Design Space Exploration of Layer-Fused DNNs on Heterogeneous Dataflow Accelerators
di: Symons, Arne, et al.
Pubblicazione: (2022)

Low Power Vision Transformer Accelerator with Hardware-Aware Pruning and Optimized Dataflow
di: Hsiung, Ching-Lin, et al.
Pubblicazione: (2025)

SIRA: Scaled-Integer Range Analysis for Optimizing FPGA Dataflow Neural Network Accelerators
di: Umuroglu, Yaman, et al.
Pubblicazione: (2025)

Lifecycle Cost-Effectiveness Modeling for Redundancy-Enhanced Multi-Chiplet Architectures
di: Liu, Zizhen, et al.
Pubblicazione: (2026)

CODO: An Automated Compiler for Comprehensive Dataflow Optimization
di: Zhang, Weichuang, et al.
Pubblicazione: (2026)

A System Architecture for Low Latency Multiprogramming Quantum Computing
di: Zhao, Yilun, et al.
Pubblicazione: (2026)

FlatAttention: Dataflow and Fabric Collectives Co-Optimization for Large Attention-Based Model Inference on Tile-Based Accelerators
di: Zhang, Chi, et al.
Pubblicazione: (2026)

SnipSnap: A Joint Compression Format and Dataflow Co-Optimization Framework for Efficient Sparse LLM Accelerator Design
di: Wu, Junyi, et al.
Pubblicazione: (2025)

ARAS: An Adaptive Low-Cost ReRAM-Based Accelerator for DNNs
di: Sabri, Mohammad, et al.
Pubblicazione: (2024)

StreamDCIM: A Tile-based Streaming Digital CIM Accelerator with Mixed-stationary Cross-forwarding Dataflow for Multimodal Transformer
di: Qin, Shantian, et al.
Pubblicazione: (2025)

DataMaestro: A Versatile and Efficient Data Streaming Engine Bringing Decoupled Memory Access To Dataflow Accelerators
di: Yi, Xiaoling, et al.
Pubblicazione: (2025)

FlatAttention: Dataflow and Fabric Collectives Co-Optimization for Efficient Multi-Head Attention on Tile-Based Many-PE Accelerators
di: Zhang, Chi, et al.
Pubblicazione: (2025)

Hermes: A Unified High-Performance NTT Architecture with Hybrid Dataflow
di: Gu, Hang, et al.
Pubblicazione: (2026)

TrIM, Triangular Input Movement Systolic Array for Convolutional Neural Networks: Dataflow and Analytical Modelling
di: Sestito, Cristian, et al.
Pubblicazione: (2024)

Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework
di: Chang, Kaiyan, et al.
Pubblicazione: (2024)

Monad: Towards Cost-effective Specialization for Chiplet-based Spatial Accelerators
di: Hao, Xiaochen, et al.
Pubblicazione: (2023)

ReDas: A Lightweight Architecture for Supporting Fine-Grained Reshaping and Multiple Dataflows on Systolic Array
di: Han, Meng, et al.
Pubblicazione: (2023)

ApproxPilot: A GNN-based Accelerator Approximation Framework
di: Zhang, Qing, et al.
Pubblicazione: (2024)

HASS: Hardware-Aware Sparsity Search for Dataflow DNN Accelerator
di: Yu, Zhewen, et al.
Pubblicazione: (2024)

Dataflow Optimized Reconfigurable Acceleration for FEM-based CFD Simulations
di: Kapetanakis, Anastassis, et al.
Pubblicazione: (2024)

A Sparsity-Aware Autonomous Path Planning Accelerator with HW/SW Co-Design and Multi-Level Dataflow Optimization
di: Zhang, Yifan, et al.
Pubblicazione: (2025)

DAS-MP: Enabling High-Quality Macro Placement with Enhanced Dataflow Awareness
di: Zhao, Xiaotian, et al.
Pubblicazione: (2025)

Revet: A Language and Compiler for Dataflow Threads
di: Rucker, Alexander, et al.
Pubblicazione: (2023)

Hybrid Systolic Array Accelerator with Optimized Dataflow for Edge Large Language Model Inference
di: Chen, Chun-Ting, et al.
Pubblicazione: (2025)