VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning

Documenti analoghi

• HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers
  di: Yang, Yiyao, et al.
  Pubblicazione: (2025)
• Exploring LLM-based Verilog Code Generation with Data-Efficient Fine-Tuning and Testbench Automation
  di: Chen, Mu-Chi, et al.
  Pubblicazione: (2026)
• MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
  di: Zhang, Yongan, et al.
  Pubblicazione: (2024)
• HumanEval-XL: A Multilingual Code Generation Benchmark for Cross-lingual Natural Language Generalization
  di: Peng, Qiwei, et al.
  Pubblicazione: (2024)
• ResRL: Boosting LLM Reasoning via Negative Sample Projection Residual Reinforcement Learning
  di: Lin, Zihan, et al.
  Pubblicazione: (2026)