Cover Image

Microarchitecture Design and Benchmarking of Custom SHA-3 Instruction for RISC-V

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Bolat, Alperen, Sezer, Sakir, McLaughlin, Kieran, Hui, Henry
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture Cryptography and Security Networking and Internet Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Secure Multi-Path Routing with All-or-Nothing Transform for Network-on-Chip Architectures
by: Weerasena, Hansika, et al.
Published: (2026)

LightGuard: Transparent WiFi Security via Physical-Layer LiFi Key Bootstrapping
by: Xu, Shiqi, et al.
Published: (2026)

DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
by: Hassan, Muhammad, et al.
Published: (2025)

Reconfigurable Edge Hardware for Intelligent IDS: Systematic Approach
by: Foudhaili, Wadid, et al.
Published: (2024)

Supporting Secured Integration of Microarchitectural Defenses
by: Ramkrishnan, Kartik, et al.
Published: (2026)

Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study
by: Imtiaz, Sharjeel, et al.
Published: (2025)

ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
by: Narkthong, Nuntipat, et al.
Published: (2025)

Automatic Microarchitecture-Aware Custom Instruction Design for RISC-V Processors
by: Rezunov, Evgenii, et al.
Published: (2025)

FHECore: Rethinking GPU Microarchitecture for Fully Homomorphic Encryption
by: Daksha, Lohit, et al.
Published: (2026)

RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
by: Pinto, Sandro, et al.
Published: (2024)

GME: GPU-based Microarchitectural Extensions to Accelerate Homomorphic Encryption
by: Shivdikar, Kaustubh, et al.
Published: (2023)

Oreo: Protecting ASLR Against Microarchitectural Attacks (Extended Version)
by: Song, Shixin, et al.
Published: (2024)

Pre-cache: A Microarchitectural Solution to prevent Meltdown and Spectre
by: Sethumurugan, Subhash, et al.
Published: (2025)

Rigorous Evaluation of Microarchitectural Side-Channels with Statistical Model Checking
by: Li, Weihang, et al.
Published: (2025)

DRAMScope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands
by: Nam, Hwayong, et al.
Published: (2024)

ShadowBinding: Realizing Effective Microarchitectures for In-Core Secure Speculation Schemes
by: Kvalsvik, Amund Bergland, et al.
Published: (2025)

Explainable and Hardware-Efficient Jamming Detection for 5G Networks Using the Convolutional Tsetlin Machine
by: Halenka, Vojtech, et al.
Published: (2026)

SimFuzz: Similarity-guided Block-level Mutation for RISC-V Processor Fuzzing
by: Lyu, Hao, et al.
Published: (2026)

SAILOR: A Scalable and Energy-Efficient Ultra-Lightweight RISC-V for IoT Security
by: Ewert, Christian, et al.
Published: (2026)

PermuteV: A Performant Side-channel-Resistant RISC-V Core Securing Edge AI Inference
by: Narkthong, Nuntipat, et al.
Published: (2025)

CVA6-CFI: A First Glance at RISC-V Control-Flow Integrity Extensions
by: Manoni, Simone, et al.
Published: (2026)

SemPat: Using Hyperproperty-based Semantic Analysis to Generate Microarchitectural Attack Patterns
by: Godbole, Adwait, et al.
Published: (2024)

System-Level Isolation for Mixed-Criticality RISC-V SoCs: A "World" Reality Check
by: Cunha, Luis, et al.
Published: (2026)

Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
by: Pham, Anh Kiet, et al.
Published: (2026)

Power Side-Channel Analysis of the CVA6 RISC-V Core at the RTL Level Using VeriSide
by: Farnaghinejad, Behnam, et al.
Published: (2025)

FireGuard: A Generalized Microarchitecture for Fine-Grained Security Analysis on OoO Superscalar Cores
by: Jiang, Zhe, et al.
Published: (2025)

Honest to a Fault: Root-Causing Fault Attacks with Pre-Silicon RISC Pipeline Characterization
by: Malik, Arsalan Ali, et al.
Published: (2025)

SPAC: Automating FPGA-based Network Switches with Protocol Adaptive Customization
by: Li, Guoyu, et al.
Published: (2026)

Hazel: Secure and Efficient Disaggregated Storage
by: Chrapek, Marcin, et al.
Published: (2025)

LeapFrog: The Rowhammer Instruction Skip Attack
by: Adiletta, Andrew, et al.
Published: (2024)

Algorithms for Improving the Automatically Synthesized Instruction Set of an Extensible Processor
by: Sovietov, Peter
Published: (2024)

SMaCk: Efficient Instruction Cache Attacks via Self-Modifying Code Conflicts
by: Son, Seonghun, et al.
Published: (2025)

Learning Cache Coherence Traffic for NoC Routing Design
by: Xiong, Guochu, et al.
Published: (2025)

Kugelblitz: Executable, Cost-Aware Design-Space Exploration for Programmable Packet Pipelines
by: Ageev, Artem, et al.
Published: (2023)

NTTSuite: Number Theoretic Transform Benchmarks for Accelerating Encrypted Computation
by: Ding, Juran, et al.
Published: (2024)

Security Properties for Open-Source Hardware Designs
by: Rogers, Jayden, et al.
Published: (2024)

The Quest to Build Trust Earlier in Digital Design
by: Tan, Benjamin
Published: (2024)

Automated Physical Design Watermarking Leveraging Graph Neural Networks
by: Zhang, Ruisi, et al.
Published: (2024)

Systematic Evaluation of Randomized Cache Designs against Cache Occupancy
by: Chakraborty, Anirban, et al.
Published: (2023)

Exploiting the Lock: Leveraging MiG-V's Logic Locking for Secret-Data Extraction
by: Reimann, Lennart M., et al.
Published: (2024)