Hybrid Cryptographic Monitoring System for Side-Channel Attack Detection on PYNQ SoCs
Fuente:
arXiv
Saved in:
| Main Authors: | Chinnasami, Nishant, Karakchi, Rasha |
|---|---|
| Format: | Preprint |
| Published: |
2025
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
ML-Enhanced AES Anomaly Detection for Real-Time Embedded Security
by: Chinnasami, Nishant, et al.
Published: (2025)
by: Chinnasami, Nishant, et al.
Published: (2025)
Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine
by: Karakchi, Rasha, et al.
Published: (2025)
by: Karakchi, Rasha, et al.
Published: (2025)
Developing a Self-Explanatory Transformer
by: Karakchi, Rasha, et al.
Published: (2024)
by: Karakchi, Rasha, et al.
Published: (2024)
IMS: Intelligent Hardware Monitoring System for Secure SoCs
by: Foudhaili, Wadid, et al.
Published: (2026)
by: Foudhaili, Wadid, et al.
Published: (2026)
Real-time ML-based Defense Against Malicious Payload in Reconfigurable Embedded Systems
by: Stahle-Smith, Rye, et al.
Published: (2025)
by: Stahle-Smith, Rye, et al.
Published: (2025)
Protecting Cryptographic Libraries against Side-Channel and Code-Reuse Attacks
by: Tsoupidi, Rodothea Myrsini, et al.
Published: (2024)
by: Tsoupidi, Rodothea Myrsini, et al.
Published: (2024)
EXAM: Exploiting Exclusive System-Level Cache in Apple M-Series SoCs for Enhanced Cache Occupancy Attacks
by: Xu, Tianhong, et al.
Published: (2025)
by: Xu, Tianhong, et al.
Published: (2025)
Automated Side-Channel Analysis of Cryptographic Protocol Implementations
by: Nasrabadi, Faezeh, et al.
Published: (2025)
by: Nasrabadi, Faezeh, et al.
Published: (2025)
System-Level Isolation for Mixed-Criticality RISC-V SoCs: A "World" Reality Check
by: Cunha, Luis, et al.
Published: (2026)
by: Cunha, Luis, et al.
Published: (2026)
SoK: Trusted Execution in SoC-FPGAs
by: Perkins, Garrett, et al.
Published: (2025)
by: Perkins, Garrett, et al.
Published: (2025)
Designing Secure Interconnects for Modern Microelectronics: From SoCs to Emerging Chiplet-Based Architectures
by: Halder, Dipal
Published: (2023)
by: Halder, Dipal
Published: (2023)
Hound: Locating Cryptographic Primitives in Desynchronized Side-Channel Traces Using Deep-Learning
by: Galli, Davide, et al.
Published: (2024)
by: Galli, Davide, et al.
Published: (2024)
Hardware-Accelerated Line-Rate Bitstream Screening for Secure FPGA Reconfiguration
by: Stahle-Smith, Rye, et al.
Published: (2026)
by: Stahle-Smith, Rye, et al.
Published: (2026)
BugWhisperer: Fine-Tuning LLMs for SoC Hardware Vulnerability Detection
by: Tarek, Shams, et al.
Published: (2025)
by: Tarek, Shams, et al.
Published: (2025)
AegisSat: Securing AI-Enabled SoC FPGA Satellite Platforms
by: Li, Huimin, et al.
Published: (2026)
by: Li, Huimin, et al.
Published: (2026)
SoK: Harmonizing Attack Graphs and Intrusion Detection Systems
by: Agiollo, Andrea, et al.
Published: (2026)
by: Agiollo, Andrea, et al.
Published: (2026)
Side-Channel Attacks on Open vSwitch
by: Kim, Daewoo, et al.
Published: (2026)
by: Kim, Daewoo, et al.
Published: (2026)
A Deep-Learning Technique to Locate Cryptographic Operations in Side-Channel Traces
by: Chiari, Giuseppe, et al.
Published: (2024)
by: Chiari, Giuseppe, et al.
Published: (2024)
Acoustic Side-Channel Attacks on a Computer Mouse
by: Conti, Mauro, et al.
Published: (2025)
by: Conti, Mauro, et al.
Published: (2025)
Adversarial Attack Based Countermeasures against Deep Learning Side-Channel Attacks
by: Gu, Ruizhe, et al.
Published: (2020)
by: Gu, Ruizhe, et al.
Published: (2020)
Cluster-BPI: Efficient Fine-Grain Blind Power Identification for Defending against Hardware Thermal Trojans in Multicore SoCs
by: Elshamy, Mohamed R., et al.
Published: (2024)
by: Elshamy, Mohamed R., et al.
Published: (2024)
LAsset: An LLM-assisted Security Asset Identification Framework for System-on-Chip (SoC) Verification
by: Hasan, Md Ajoad, et al.
Published: (2026)
by: Hasan, Md Ajoad, et al.
Published: (2026)
Machine Learning Power Side-Channel Attack on SNOW-V
by: Deepak, et al.
Published: (2025)
by: Deepak, et al.
Published: (2025)
Acoustic Side Channel Attack on Keyboards Based on Typing Patterns
by: Taheritajar, Alireza, et al.
Published: (2024)
by: Taheritajar, Alireza, et al.
Published: (2024)
Lightweight Countermeasures Against Static Power Side-Channel Attacks
by: Bhandari, Jitendra, et al.
Published: (2024)
by: Bhandari, Jitendra, et al.
Published: (2024)
BudgetLeak: Membership Inference Attacks on RAG Systems via the Generation Budget Side Channel
by: Li, Hao, et al.
Published: (2025)
by: Li, Hao, et al.
Published: (2025)
Spying Across Chiplets: Side-Channel Attacks in 2.5/3D Integrated Systems
by: Di Natale, Giorgio, et al.
Published: (2026)
by: Di Natale, Giorgio, et al.
Published: (2026)
LLM for SoC Security: A Paradigm Shift
by: Saha, Dipayan, et al.
Published: (2023)
by: Saha, Dipayan, et al.
Published: (2023)
Hybrid Deep Learning Model for Multiple Cache Side Channel Attacks Detection: A Comparative Analysis
by: Joshi, Tejal, et al.
Published: (2025)
by: Joshi, Tejal, et al.
Published: (2025)
NVBleed: Covert and Side-Channel Attacks on NVIDIA Multi-GPU Interconnect
by: Zhang, Yicheng, et al.
Published: (2025)
by: Zhang, Yicheng, et al.
Published: (2025)
Application-Specific Power Side-Channel Attacks and Countermeasures: A Survey
by: Sanjaya, Sahan, et al.
Published: (2025)
by: Sanjaya, Sahan, et al.
Published: (2025)
Towards Strengthening Deep Learning-based Side Channel Attacks with Mixup
by: Luo, Zhimin, et al.
Published: (2021)
by: Luo, Zhimin, et al.
Published: (2021)
MCU-Wide Timing Side Channels and Their Detection
by: Müller, Johannes, et al.
Published: (2023)
by: Müller, Johannes, et al.
Published: (2023)
TPM2.0-Supported Runtime Customizable TEE on FPGA-SoC with User-Controllable vTPM
by: Mao, Jingkai, et al.
Published: (2025)
by: Mao, Jingkai, et al.
Published: (2025)
I Know What You Sync: Covert and Side Channel Attacks on File Systems via syncfs
by: Gu, Cheng, et al.
Published: (2024)
by: Gu, Cheng, et al.
Published: (2024)
Uncovering Software-Based Power Side-Channel Attacks on Apple M1/M2 Systems
by: Chawla, Nikhil, et al.
Published: (2023)
by: Chawla, Nikhil, et al.
Published: (2023)
LASA: Enhancing SoC Security Verification with LLM-Aided Property Generation
by: Ankireddy, Dinesh Reddy, et al.
Published: (2025)
by: Ankireddy, Dinesh Reddy, et al.
Published: (2025)
Fight Hardware with Hardware: System-wide Detection and Mitigation of Side-Channel Attacks using Performance Counters
by: Carnà, Stefano, et al.
Published: (2024)
by: Carnà, Stefano, et al.
Published: (2024)
Machine-Checked Cardinality Bounds for Masked Barrett Reduction: A 1-Bit Side-Channel Leakage Barrier in Post-Quantum Cryptographic Hardware
by: Iskander, Ray, et al.
Published: (2026)
by: Iskander, Ray, et al.
Published: (2026)
ShadowScope: GPU Monitoring and Validation via Composable Side Channel Signals
by: Almusaddar, Ghadeer, et al.
Published: (2025)
by: Almusaddar, Ghadeer, et al.
Published: (2025)
Similar Items
-
ML-Enhanced AES Anomaly Detection for Real-Time Embedded Security
by: Chinnasami, Nishant, et al.
Published: (2025) -
Toward a Lightweight, Scalable, and Parallel Secure Encryption Engine
by: Karakchi, Rasha, et al.
Published: (2025) -
Developing a Self-Explanatory Transformer
by: Karakchi, Rasha, et al.
Published: (2024) -
IMS: Intelligent Hardware Monitoring System for Secure SoCs
by: Foudhaili, Wadid, et al.
Published: (2026) -
Real-time ML-based Defense Against Malicious Payload in Reconfigurable Embedded Systems
by: Stahle-Smith, Rye, et al.
Published: (2025)