Bit Transition Reduction by Data Transmission Ordering in NoC-based DNN Accelerator

Documenti analoghi

• Travel Time Based Task Mapping for NoC-Based DNN Accelerator
  di: Chen, Yizhi, et al.
  Pubblicazione: (2024)
• CompAir: Synergizing Complementary PIMs and In-Transit NoC Computation for Efficient LLM Acceleration
  di: Li, Hongyi, et al.
  Pubblicazione: (2025)
• Demystifying FPGA Hard NoC Performance
  di: Liu, Sihao, et al.
  Pubblicazione: (2025)
• SALSA: Simulated Annealing based Loop-Ordering Scheduler for DNN Accelerators
  di: Jung, Victor J. B., et al.
  Pubblicazione: (2023)
• SoMa: Identifying, Exploring, and Understanding the DRAM Communication Scheduling Space for DNN Accelerators
  di: Cai, Jingwei, et al.
  Pubblicazione: (2025)