Copertina

CapsBeam: Accelerating Capsule Network based Beamformer for Ultrasound Non-Steered Plane Wave Imaging on Field Programmable Gate Array

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Rahoof, Abdul, Chaturvedi, Vivek, Panicker, Mahesh Raveendranatha, Shafique, Muhammad
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

FastCaps: A Design Methodology for Accelerating Capsule Network on Field Programmable Gate Arrays
di: Rahoof, Abdul, et al.
Pubblicazione: (2025)

Tiny-VBF: Resource-Efficient Vision Transformer based Lightweight Beamformer for Ultrasound Single-Angle Plane Wave Imaging
di: Rahoof, Abdul, et al.
Pubblicazione: (2023)

Field-Programmable Gate Array Architecture for Deep Learning: Survey & Future Directions
di: Boutros, Andrew, et al.
Pubblicazione: (2024)

OLAF: Programmable Data Plane Acceleration for Asynchronous Distributed Reinforcement Learning
di: Krishna, Nehal Baganal, et al.
Pubblicazione: (2025)

TRAPTI: Time-Resolved Analysis for SRAM Banking and Power Gating Optimization in Embedded Transformer Inference
di: Klhufek, Jan, et al.
Pubblicazione: (2026)

Capstone: Power-Capped Pipelining for Coarse-Grained Reconfigurable Array Compilers
di: Yarzada, Sabrina, et al.
Pubblicazione: (2026)

FPIA: Field-Programmable Ising Arrays with In-Memory Computing
di: Hutchinson, George Higgins, et al.
Pubblicazione: (2024)

A Comprehensive System Architecture using Field Programmable Gate Arrays Technology, Dijkstra's Algorithm, and Edge Computing for Emergency Response in Smart Cities
di: Assoul, Mahamat Abdel Aziz, et al.
Pubblicazione: (2024)

Resilient and Secure Programmable System-on-Chip Accelerator Offload
di: Gouveia, Inês Pinto, et al.
Pubblicazione: (2024)

zkPHIRE: A Programmable Accelerator for ZKPs over HIgh-degRee, Expressive Gates
di: Daftardar, Alhad, et al.
Pubblicazione: (2025)

DX100: A Programmable Data Access Accelerator for Indirection
di: Khadem, Alireza, et al.
Pubblicazione: (2025)

Towards Generalized On-Chip Communication for Programmable Accelerators in Heterogeneous Architectures
di: Zuckerman, Joseph, et al.
Pubblicazione: (2024)

Transitive Array: An Efficient GEMM Accelerator with Result Reuse
di: Guo, Cong, et al.
Pubblicazione: (2025)

A Quality-Aware Voltage Overscaling Framework to Improve the Energy Efficiency and Lifetime of TPUs based on Statistical Error Modeling
di: Senobari, Alireza, et al.
Pubblicazione: (2024)

FPCA: Field-Programmable Pixel Convolutional Array for Extreme-Edge Intelligence
di: Yin, Zihan, et al.
Pubblicazione: (2024)

TATAA: Programmable Mixed-Precision Transformer Acceleration with a Transformable Arithmetic Architecture
di: Wu, Jiajun, et al.
Pubblicazione: (2024)

Accelerating PageRank Algorithmic Tasks with a new Programmable Hardware Architecture
di: Chowdhury, Md Rownak Hossain, et al.
Pubblicazione: (2024)

ADiP: Adaptive-Precision Systolic Array for Matrix Multiplication Acceleration
di: Abdelmaksoud, Ahmed J., et al.
Pubblicazione: (2025)

NX-CGRA: A Programmable Hardware Accelerator for Core Transformer Algorithms on Edge Devices
di: Prasad, Rohit
Pubblicazione: (2025)

Systolic Array Acceleration of Diagonal-Optimized Sparse-Sparse Matrix Multiplication for Efficient Quantum Simulation
di: Su, Yuchao, et al.
Pubblicazione: (2025)

Theoretical Analysis of the Efficient-Memory Matrix Storage Method for Quantum Emulation Accelerators with Gate Fusion on FPGAs
di: Le, Tran Xuan Hieu, et al.
Pubblicazione: (2024)

Edge GPU Aware Multiple AI Model Pipeline for Accelerated MRI Reconstruction and Analysis
di: Majeed, Ashiyana Abdul, et al.
Pubblicazione: (2025)

Q-Pilot: Field Programmable Qubit Array Compilation with Flying Ancillas
di: Wang, Hanrui, et al.
Pubblicazione: (2023)

From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
di: Fu, Weimin, et al.
Pubblicazione: (2026)

ReGate: Enabling Power Gating in Neural Processing Units
di: Xue, Yuqi, et al.
Pubblicazione: (2025)

DSLR-CNN: Efficient CNN Acceleration using Digit-Serial Left-to-Right Arithmetic
di: Nisar, Malik Zohaib, et al.
Pubblicazione: (2025)

DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators
di: Hong, Charles, et al.
Pubblicazione: (2025)

Fletch: File-System Metadata Caching in Programmable Switches
di: Liu, Qingxiu, et al.
Pubblicazione: (2025)

KAN-SAs: Efficient Acceleration of Kolmogorov-Arnold Networks on Systolic Arrays
di: Errabii, Sohaib, et al.
Pubblicazione: (2025)

Pickle Prefetcher: Programmable and Scalable Last-Level Cache Prefetcher
di: Nguyen, Hoa, et al.
Pubblicazione: (2025)

Error Checking for Sparse Systolic Tensor Arrays
di: Peltekis, Christodoulos, et al.
Pubblicazione: (2024)

Symbolic Polyhedral-Based Energy Analysis for Nested Loop Programs
di: Nirmala, Avinash Mahesh, et al.
Pubblicazione: (2026)

Focus Session: Hardware and Software Techniques for Accelerating Multimodal Foundation Models
di: Shafique, Muhammad, et al.
Pubblicazione: (2026)

Exploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Accelerators
di: Taheri, Mahdi, et al.
Pubblicazione: (2024)

A Hybrid Delay Model for Interconnected Multi-Input Gates
di: Ferdowsi, Arman, et al.
Pubblicazione: (2024)

Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes
di: Caon, Michele, et al.
Pubblicazione: (2024)

UpDown: Programmable fine-grained Events for Scalable Performance on Irregular Applications
di: Rajasukumar, Andronicus, et al.
Pubblicazione: (2024)

Synapse: Virtualizing Match Tables in Programmable Hardware
di: Lahmer, Seyyidahmed, et al.
Pubblicazione: (2025)

Image processing Application Development on Software Configurable Processor Array
di: Prabhu, Ganesh, et al.
Pubblicazione: (2025)

Loop Control Management in Tightly Coupled Processor Arrays (TCPAs)
di: Walter, Dominik, et al.
Pubblicazione: (2026)