Copertina

TRACE: Unlocking Effective CXL Bandwidth via Lossless Compression and Precision Scaling

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Xie, Rui, Haq, Asad Ul, Fang, Yunhua, Ma, Linsen, Engineer, Zirak Burzin, Liu, Liu, Zhang, Tong
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Reimagining Memory Access for LLM Inference: Compression-Aware Memory Controller Design
di: Xie, Rui, et al.
Pubblicazione: (2025)

Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
di: Xie, Rui, et al.
Pubblicazione: (2025)

Breaking the HBM Bit Cost Barrier: Domain-Specific ECC for AI Inference Infrastructure
di: Xie, Rui, et al.
Pubblicazione: (2025)

SmartQuant: CXL-based AI Model Store in Support of Runtime Configurable Weight Quantization
di: Xie, Rui, et al.
Pubblicazione: (2024)

Accelerating LLM Inference via Dynamic KV Cache Placement in Heterogeneous Memory System
di: Fang, Yunhua, et al.
Pubblicazione: (2025)

IBEX: Internal Bandwidth-Efficient Compression Architecture for Scalable CXL Memory Expansion
di: Ko, Younghoon, et al.
Pubblicazione: (2026)

Pushing the Memory Bandwidth Wall with CXL-enabled Idle I/O Bandwidth Harvesting
di: Kadiyala, Divya Kiran, et al.
Pubblicazione: (2025)

The Case for Persistent CXL switches
di: Hadi, Khan Shaikhul, et al.
Pubblicazione: (2025)

CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
di: Oh, Dongsuk, et al.
Pubblicazione: (2025)

CXL-GPU: Pushing GPU Memory Boundaries with the Integration of CXL Technologies
di: Gouk, Donghyun, et al.
Pubblicazione: (2025)

CXL-Interference: Analysis and Characterization in Modern Computer Systems
di: Mao, Shunyu, et al.
Pubblicazione: (2024)

Ecco: Improving Memory Bandwidth and Capacity for LLMs via Entropy-aware Cache Compression
di: Cheng, Feng, et al.
Pubblicazione: (2025)

An Irredundant and Compressed Data Layout to Optimize Bandwidth Utilization of FPGA Accelerators
di: Ferry, Corentin, et al.
Pubblicazione: (2024)

Bandwidth-Effective DRAM Cache for GPUs with Storage-Class Memory
di: Hong, Jeongmin, et al.
Pubblicazione: (2024)

Performance Characterizations and Usage Guidelines of Samsung CXL Memory Module Hybrid Prototype
di: Zeng, Jianping, et al.
Pubblicazione: (2025)

RAS: A Bit-Exact rANS Accelerator For High-Performance Neural Lossless Compression
di: Qin, Yuchao, et al.
Pubblicazione: (2025)

CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
di: Wang, Yanjing, et al.
Pubblicazione: (2024)

Octopus: Enhancing CXL Memory Pods via Sparse Topology
di: Zhong, Yuhong, et al.
Pubblicazione: (2025)

LMB: Augmenting PCIe Devices with CXL-Linked Memory Buffer
di: Wang, Jiapin, et al.
Pubblicazione: (2024)

A Novel Extensible Simulation Framework for CXL-Enabled Systems
di: An, Yuda, et al.
Pubblicazione: (2024)

Enabling Efficient Transaction Processing on CXL-Based Memory Sharing
di: Wang, Zhao, et al.
Pubblicazione: (2025)

Scaling Routers with In-Package Optics and High-Bandwidth Memories
di: Keslassy, Isaac, et al.
Pubblicazione: (2026)

Context-Aware Mixture-of-Experts Inference on CXL-Enabled GPU-NDP Systems
di: Fan, Zehao, et al.
Pubblicazione: (2025)

Toleo: Scaling Freshness to Tera-scale Memory using CXL and PIM
di: Dong, Juechu, et al.
Pubblicazione: (2024)

A Full-System Simulation Framework for CXL-Based SSD Memory System
di: Wang, Yaohui, et al.
Pubblicazione: (2025)

NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
di: Zhou, Zhe, et al.
Pubblicazione: (2024)

Low-overhead General-purpose Near-Data Processing in CXL Memory Expanders
di: Ham, Hyungkyu, et al.
Pubblicazione: (2024)

Mitigating the Bandwidth Wall via Data-Streaming System-Accelerator Co-Design
di: Liu, Qunyou, et al.
Pubblicazione: (2026)

FPGA-based Emulation and Device-Side Management for CXL-based Memory Tiering Systems
di: Chen, Yiqi, et al.
Pubblicazione: (2025)

From Block to Byte: Transforming PCIe SSDs with CXL Memory Protocol and Instruction Annotation
di: Kwon, Miryeong, et al.
Pubblicazione: (2025)

Cosmos: A CXL-Based Full In-Memory System for Approximate Nearest Neighbor Search
di: Ko, Seoyoung, et al.
Pubblicazione: (2025)

Huff-LLM: End-to-End Lossless Compression for Efficient LLM Inference
di: Yubeaton, Patrick, et al.
Pubblicazione: (2025)

Five-Minute Rule 40 Years Later: A First-Principles Revisit for Modern Memory Hierarchy
di: Zhang, Tong, et al.
Pubblicazione: (2025)

SkyByte: Architecting an Efficient Memory-Semantic CXL-based SSD with OS and Hardware Co-design
di: Zhang, Haoyang, et al.
Pubblicazione: (2025)

Cohet: A CXL-Driven Coherent Heterogeneous Computing Framework with Hardware-Calibrated Full-System Simulation
di: Wang, Yanjing, et al.
Pubblicazione: (2025)

An Introduction to the Compute Express Link (CXL) Interconnect
di: Sharma, Debendra Das, et al.
Pubblicazione: (2023)

PIM Is All You Need: A CXL-Enabled GPU-Free System for Large Language Model Inference
di: Gu, Yufeng, et al.
Pubblicazione: (2025)

VeriCache: Turning Lossy KV Cache into Lossless LLM Inference
di: Yao, Jiayi, et al.
Pubblicazione: (2026)

Low Complexity Deep Learning Augmented Wireless Channel Estimation for Pilot-Based OFDM on Zynq System on Chip
di: Sharma, Animesh, et al.
Pubblicazione: (2024)

Architectural and System Implications of CXL-enabled Tiered Memory
di: Yang, Yujie, et al.
Pubblicazione: (2025)