Copertina

Characterizing and Optimizing Realistic Workloads on a Commercial Compute-in-SRAM Device

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Zhang, Niansong, Zhu, Wenbo, Golden, Courtney, Ilan, Dan, Chen, Hongzheng, Batten, Christopher, Zhang, Zhiru
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture Performance
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Accelerating Seed Location Filtering in DNA Read Mapping Using a Commercial Compute-in-SRAM Architecture
di: Golden, Courtney, et al.
Pubblicazione: (2024)

OPTIMA: Design-Space Exploration of Discharge-Based In-SRAM Computing: Quantifying Energy-Accuracy Trade-Offs
di: Seyedfaraji, Saeed, et al.
Pubblicazione: (2024)

CXL-Interference: Analysis and Characterization in Modern Computer Systems
di: Mao, Shunyu, et al.
Pubblicazione: (2024)

DEER: Deep Runahead for Instruction Prefetching on Modern Mobile Workloads
di: Vahdatniya, Parmida, et al.
Pubblicazione: (2025)

Prefill vs. Decode Bottlenecks: SRAM-Frequency Tradeoffs and the Memory-Bandwidth Ceiling
di: Atmer, Hannah, et al.
Pubblicazione: (2025)

Understanding the Performance Horizon of the Latest ML Workloads with NonGEMM Workloads
di: Karami, Rachid, et al.
Pubblicazione: (2024)

Adaptive Cache Pollution Control for Large Language Model Inference Workloads Using Temporal CNN-Based Prediction and Priority-Aware Replacement
di: Liu, Songze, et al.
Pubblicazione: (2025)

Allo: A Programming Model for Composable Accelerator Design
di: Chen, Hongzheng, et al.
Pubblicazione: (2024)

GreenMalloc: Allocator Optimisation for Industrial Workloads
di: Dakhama, Aidan, et al.
Pubblicazione: (2025)

SPEC CPU2026: Characterization, Representativeness, and Cross-Suite Comparison
di: Li, Ruihao, et al.
Pubblicazione: (2026)

Regular-Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures
di: Anik, Shafayat Mowla, et al.
Pubblicazione: (2026)

Implementation and Optimization of HQC Decoding on NPU-Integrated Devices
di: Chau, Vu Minh, et al.
Pubblicazione: (2026)

An Analytical Cost Model for Fast Evaluation of Multiple Compute-Engine CNN Accelerators
di: Qararyah, Fareed, et al.
Pubblicazione: (2025)

Characterizing and Optimizing LLM Inference Workloads on CPU-GPU Coupled Architectures
di: Vellaisamy, Prabhu, et al.
Pubblicazione: (2025)

PipeWeave: Synergizing Analytical and Learning Models for Unified GPU Performance Prediction
di: Zhang, Kaixuan, et al.
Pubblicazione: (2026)

Dato: A Task-Based Programming Model for Dataflow Accelerators
di: Fang, Shihan, et al.
Pubblicazione: (2025)

LightningSimV2: Faster and Scalable Simulation for High-Level Synthesis via Graph Compilation and Optimization
di: Sarkar, Rishov, et al.
Pubblicazione: (2024)

WaveTune: Wave-aware Bilinear Modeling for Efficient GPU Kernel Auto-tuning
di: Zhang, Kaixuan, et al.
Pubblicazione: (2026)

A$^3$PIM: An Automated, Analytic and Accurate Processing-in-Memory Offloader
di: Jiang, Qingcai, et al.
Pubblicazione: (2024)

ChatNeuroSim: An LLM Agent Framework for Automated Compute-in-Memory Accelerator Deployment and Optimization
di: Lee, Ming-Yen, et al.
Pubblicazione: (2026)

The Bicameral Cache: a split cache for vector architectures
di: Rebolledo, Susana, et al.
Pubblicazione: (2024)

How to Increase Energy Efficiency with a Single Linux Command
di: Jelvani, Alborz, et al.
Pubblicazione: (2025)

PPU: Design and Implementation of a Pipelined Full Posit Processing Unit
di: Rossi, Federico, et al.
Pubblicazione: (2023)

ACALSim: A Scalable Parallel Simulation Framework for High-Performance System Design Space Exploration
di: Lin, Wei-Fen, et al.
Pubblicazione: (2026)

DRAGON (Differentiable Graph Execution) : A suite of Hardware Simulation and Optimization tools for Modern AI/Non-AI Workloads
di: Sethi, Khushal
Pubblicazione: (2022)

HiKonv: Maximizing the Throughput of Quantized Convolution With Novel Bit-wise Management and Computation
di: Chen, Yao, et al.
Pubblicazione: (2022)

Heterogeneous Memory Benchmarking Toolkit
di: Ghaemi, Golsana, et al.
Pubblicazione: (2025)

Simulation-Driven Evaluation of Chiplet-Based Architectures Using VisualSim
di: Ali, Wajid, et al.
Pubblicazione: (2025)

Enhancing Instruction Prefetching via Cache and TLB Management
di: Jamet, Alexandre Valentin, et al.
Pubblicazione: (2026)

ETM2: Empowering Traditional Memory Bandwidth Regulation using ETM
di: Zuepke, Alexander, et al.
Pubblicazione: (2026)

Towards CPU Performance Prediction: New Challenge Benchmark Dataset and Novel Approach
di: Liu, Xiaoman
Pubblicazione: (2024)

Recurrent CircuitSAT Sampling for Sequential Circuits
di: Ardakani, Arash, et al.
Pubblicazione: (2025)

Introducing the Arm-membench Throughput Benchmark
di: Burth, Cyrill, et al.
Pubblicazione: (2025)

Enhancing software-hardware co-design for HEP by low-overhead profiling of single- and multi-threaded programs on diverse architectures with Adaptyst
di: Graczyk, Maksymilian, et al.
Pubblicazione: (2025)

Single 32-bit Sub-Channel DDR5 DIMMs: Architecture, Performance Bounds, and Standardisation
di: Ke, Chih-Hua
Pubblicazione: (2026)

Makinote: An FPGA-Based HW/SW Platform for Pre-Silicon Emulation of RISC-V Designs
di: Perdomo, Elias, et al.
Pubblicazione: (2024)

AI Load Dynamics--A Power Electronics Perspective
di: Li, Yuzhuo, et al.
Pubblicazione: (2025)

SAHM: State-Aware Heterogeneous Multicore for Single-Thread Performance
di: Wadle, Shayne, et al.
Pubblicazione: (2025)

ONNXim: A Fast, Cycle-level Multi-core NPU Simulator
di: Ham, Hyungkyu, et al.
Pubblicazione: (2024)

Range, Not Precision: Block-Floating-Point Half-Precision FFT and SAR Imaging on Apple Silicon
di: Bergach, Mohamed Amine
Pubblicazione: (2026)