Copertina

An Improved Template for Approximate Computing

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Rezaalipour, Morteza, Costa, Francesco, Biasion, Marco, Otoni, Rodrigo, Constantinides, George A., Pozzi, Laura
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Machine Learning Hardware Architecture B.2.1; B.6.3
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Veryl: A New Hardware Description Language as an Altarnative to SystemVerilog
di: Hatta, Naoya, et al.
Pubblicazione: (2024)

Integrating SystemC-AMS Power Modeling with a RISC-V ISS for Virtual Prototyping of Battery-operated Embedded Devices
di: Hamdi, Mohamed Amine, et al.
Pubblicazione: (2024)

ChipCraftBrain: Validation-First RTL Generation via Multi-Agent Orchestration
di: Eryilmaz, Cagri
Pubblicazione: (2026)

AES-RV: Hardware-Efficient RISC-V Accelerator with Low-Latency AES Instruction Extension for IoT Security
di: Nguyen, Van Tinh, et al.
Pubblicazione: (2025)

Synthesis-in-the-Loop Evaluation of LLMs for RTL Generation: Quality, Reliability, and Failure Modes
di: Fu, Weimin, et al.
Pubblicazione: (2026)

LLM-based Behaviour Driven Development for Hardware Design
di: Drechsler, Rolf, et al.
Pubblicazione: (2025)

Towards LLM-based Generation of Human-Readable Proofs in Polynomial Formal Verification
di: Drechsler, Rolf
Pubblicazione: (2025)

Monomorphism-based CGRA Mapping via Space and Time Decoupling
di: Tirelli, Cristian, et al.
Pubblicazione: (2025)

Approximate Logic Synthesis Using BLASYS
di: Ma, Jingxiao, et al.
Pubblicazione: (2025)

ALL-MASK: A Reconfigurable Logic Locking Method for Multicore Architecture with Sequential-Instruction-Oriented Key
di: Wang, Jianfeng, et al.
Pubblicazione: (2022)

Re-thinking Memory-Bound Limitations in CGRAs
di: Liu, Xiangfeng, et al.
Pubblicazione: (2025)

ECOLogic: Enabling Circular, Obfuscated, and Adaptive Logic via eFPGA-Augmented SoCs
di: Tashdid, Ishraq, et al.
Pubblicazione: (2025)

Bottom-Up Generation of Verilog Designs for Testing EDA Tools
di: Vieira, João Victor Amorim, et al.
Pubblicazione: (2025)

Non-interfering On-line and In-field SoC Testing
di: Strauch, Tobias
Pubblicazione: (2024)

A flexible framework for early power and timing comparison of time-multiplexed CGRA kernel executions
di: Aspros, Maxime Henri, et al.
Pubblicazione: (2025)

AxOCS: Scaling FPGA-based Approximate Operators using Configuration Supersampling
di: Sahoo, Siva Satyendra, et al.
Pubblicazione: (2023)

Biological Intuition on Digital Hardware: An RTL Implementation of Poisson-Encoded SNNs for Static Image Classification
di: Das, Debabrata, et al.
Pubblicazione: (2026)

GainSight: A Unified Framework for Data Lifetime Profiling and Heterogeneous Memory Composition
di: Li, Peijing, et al.
Pubblicazione: (2025)

InterPUF: Distributed Authentication via Physically Unclonable Functions and Multi-party Computation for Reconfigurable Interposers
di: Tashdid, Ishraq, et al.
Pubblicazione: (2026)

Design and Implementation of a Takum Arithmetic Hardware Codec
di: Hunhold, Laslo
Pubblicazione: (2024)

RedMulE-FT: A Reconfigurable Fault-Tolerant Matrix Multiplication Engine
di: Wiese, Philip, et al.
Pubblicazione: (2025)

RISCBench: Benchmarking RISC-V Orchestration Efficiency in FPGA and FPGA-Like Computing Engines
di: Ojika, Dave, et al.
Pubblicazione: (2025)

HEPPO-GAE: Hardware-Efficient Proximal Policy Optimization with Generalized Advantage Estimation
di: Taha, Hazem, et al.
Pubblicazione: (2025)

FPGA-Accelerated RISC-V ISA Extensions for Efficient Neural Network Inference on Edge Devices
di: Parameshwara, Arya, et al.
Pubblicazione: (2025)

Nonvolatile Charge-Domain Attention with HZO Ferroelectric Capacitors: A Simulation-Based Device-to-System Evaluation
di: Abouagour, Faris
Pubblicazione: (2026)

Chameleon: A MatMul-Free Temporal Convolutional Network Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Data
di: Blanken, Douwe den, et al.
Pubblicazione: (2025)

Comprehensive Formal Verification of Observational Correctness for the CHERIoT-Ibex Processor
di: Ploix, Louis-Emile, et al.
Pubblicazione: (2025)

DSPE: An Energy-Efficient Edge Processor for DeepSeek Inference with MerkleTree-based Incremental Pruning, Multi-Stage Boothing Lookup and Dynamic Adaptive Posit Processing
di: Zhang, Yuhan, et al.
Pubblicazione: (2026)

Finite-Time Lyapunov Exponent Calculation on FPGA using High-Level Synthesis Tools
di: de Castro, Manuel, et al.
Pubblicazione: (2024)

An Event-Based Digital Compute-In-Memory Accelerator with Flexible Operand Resolution and Layer-Wise Weight/Output Stationarity
di: Chauvaux, Nicolas, et al.
Pubblicazione: (2024)

FARe: Fault-Aware GNN Training on ReRAM-based PIM Accelerators
di: Dhingra, Pratyush, et al.
Pubblicazione: (2024)

CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms
di: Waqar, Faaiq, et al.
Pubblicazione: (2025)

Taming Wild Branches: Overcoming Hard-to-Predict Branches using the Bullseye Predictor
di: Behrendt, Emet, et al.
Pubblicazione: (2025)

Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories
di: Lee, Ming-Yen, et al.
Pubblicazione: (2025)

Sequence-Based Incremental Concolic Testing of RTL Models
di: Witharana, Hasini, et al.
Pubblicazione: (2023)

RISC-V Based TinyML Accelerator for Depthwise Separable Convolutions in Edge AI
di: Yildirim, Muhammed, et al.
Pubblicazione: (2025)

pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables
di: Ferreira, João Dinis, et al.
Pubblicazione: (2021)

NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions
di: Andronic, Marta, et al.
Pubblicazione: (2024)

PolyLUT: Learning Piecewise Polynomials for Ultra-Low Latency FPGA LUT-based Inference
di: Andronic, Marta, et al.
Pubblicazione: (2023)

SynapticCore-X: A Modular Neural Processing Architecture for Low-Cost FPGA Acceleration
di: Parameshwara, Arya
Pubblicazione: (2025)