Cover Image

Synthesis of Sound and Precise Leakage Contracts for Open-Source RISC-V Processors

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Wang, Zilong, Mohr, Gideon, von Gleissenthall, Klaus, Reineke, Jan, Guarnieri, Marco
Format:	Preprint
Published:	2025
Subjects:	Cryptography and Security
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Synthesizing Hardware-Software Leakage Contracts for RISC-V Open-Source Processors
by: Mohr, Gideon, et al.
Published: (2024)

Coverage-Guided Pre-Silicon Fuzzing of Open-Source Processors based on Leakage Contracts
by: Geier, Gideon, et al.
Published: (2025)

Systematic Assessment of Cache Timing Vulnerabilities on RISC-V Processors
by: Austa, Cédrick, et al.
Published: (2025)

CryptRISC: A Secure RISC-V Processor for High-Performance Cryptography with Power Side-Channel Protection
by: Srivastava, Amisha, et al.
Published: (2026)

Detecting speculative leaks with compositional semantics
by: Fabian, Xaver, et al.
Published: (2026)

Alignment Contracts for Agentic Security Systems
by: David, Isaac, et al.
Published: (2026)

SimFuzz: Similarity-guided Block-level Mutation for RISC-V Processor Fuzzing
by: Lyu, Hao, et al.
Published: (2026)

Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study
by: Imtiaz, Sharjeel, et al.
Published: (2025)

Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
by: Pham, Anh Kiet, et al.
Published: (2026)

Shesha: Multi-head Microarchitectural Leakage Discovery in new-generation Intel Processors
by: Chakraborty, Anirban, et al.
Published: (2024)

Branch Landing: Bloom Filter-Based Source Authorization for Forward-Edge CFI on RISC-V
by: Wu, You, et al.
Published: (2026)

ACE: Confidential Computing for Embedded RISC-V Systems
by: Ozga, Wojciech, et al.
Published: (2025)

Dorami: Privilege Separating Security Monitor on RISC-V TEEs
by: Kuhne, Mark, et al.
Published: (2024)

DeTRAP: RISC-V Return Address Protection With Debug Triggers
by: Richter, Isaac, et al.
Published: (2024)

RISecure-PUF: Multipurpose PUF-Driven Security Extensions with Lookaside Buffer in RISC-V
by: Chen, Chenghao, et al.
Published: (2024)

Hardware-based stack buffer overflow attack detection on RISC-V architectures
by: Chenet, Cristiano Pegoraro, et al.
Published: (2024)

On Securing the Software Development Lifecycle in IoT RISC-V Trusted Execution Environments
by: Wilde, Annika, et al.
Published: (2026)

Open Source, Open Threats? Investigating Security Challenges in Open-Source Software
by: Akhavani, Seyed Ali, et al.
Published: (2025)

R5Detect: Detecting Control-Flow Attacks from Standard RISC-V Enclaves
by: Bove, Davide, et al.
Published: (2024)

External entropy supply for IoT devices employing a RISC-V Trusted Execution Environment
by: Paju, Arttu, et al.
Published: (2026)

Insecurity Through Obscurity: Veiled Vulnerabilities in Closed-Source Contracts
by: Yang, Sen, et al.
Published: (2025)

Red Team Redemption: A Structured Comparison of Open-Source Tools for Adversary Emulation
by: Landauer, Max, et al.
Published: (2024)

Zebrafix: Mitigating Memory-Centric Side-Channel Leakage via Interleaving
by: Pätschke, Anna, et al.
Published: (2025)

Computing Maximal Per-Record Leakage and Leakage-Distortion Functions for Privacy Mechanisms under Entropy-Constrained Adversaries
by: Wu, Genqiang, et al.
Published: (2026)

EdgeLeakage: Membership Information Leakage in Distributed Edge Intelligence Systems
by: Chen, Kongyang, et al.
Published: (2024)

Beyond TVLA: Anderson-Darling Leakage Assessment for Neural Network Side-Channel Leakage Detection
by: Mikulec, Ján, et al.
Published: (2026)

Temporarily Restricting Solidity Smart Contract Interactions
by: Callens, Valerian, et al.
Published: (2024)

Membership Information Leakage in Federated Contrastive Learning
by: Chen, Kongyang, et al.
Published: (2024)

RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
by: Pinto, Sandro, et al.
Published: (2024)

Cross-Flow Correlations Survive Synthesis: Measuring Source-Level Privacy Leakage in Synthetic Network Traces
by: Jin, Minhao, et al.
Published: (2025)

S-Leak: Leakage-Abuse Attack Against Efficient Conjunctive SSE via s-term Leakage
by: Su, Yue, et al.
Published: (2025)

Fuzz on the Beach: Fuzzing Solana Smart Contracts
by: Smolka, Sven, et al.
Published: (2023)

Towards identifying Source credibility on Information Leakage in Digital Gadget Market
by: Kumaru, Neha, et al.
Published: (2024)

OpenSCV: An Open Hierarchical Taxonomy for Smart Contract Vulnerabilities
by: Vidal, Fernando Richter, et al.
Published: (2023)

CAIBA: Multicast Source Authentication for CAN Through Reactive Bit Flipping
by: Wagner, Eric, et al.
Published: (2025)

Synth-MIA: A Testbed for Auditing Privacy Leakage in Tabular Data Synthesis
by: Ward, Joshua, et al.
Published: (2025)

SAILOR: A Scalable and Energy-Efficient Ultra-Lightweight RISC-V for IoT Security
by: Ewert, Christian, et al.
Published: (2026)

PermuteV: A Performant Side-channel-Resistant RISC-V Core Securing Edge AI Inference
by: Narkthong, Nuntipat, et al.
Published: (2025)

Towards a Functionally Complete and Parameterizable TFHE Processor
by: Häusler, Valentin Reyes, et al.
Published: (2025)

Datenschutzkonformer LLM-Einsatz: Eine Open-Source-Referenzarchitektur
by: Lambert, Marian, et al.
Published: (2025)