Cover Image

A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Zhang, Yichao, Bertuletti, Marco, Mazzola, Sergio, Riedel, Samuel, Benini, Luca
Format:	Preprint
Published:	2025
Subjects:	Distributed, Parallel, and Cluster Computing
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12nm FinFET
by: Scheffler, Paul, et al.
Published: (2025)

Enabling Efficient Hybrid Systolic Computation in Shared L1-Memory Manycore Clusters
by: Mazzola, Sergio, et al.
Published: (2024)

A 1024 RV-Cores Shared-L1 Cluster with High Bandwidth Memory Link for Low-Latency 6G-SDR
by: Zhang, Yichao, et al.
Published: (2024)

Occamy: A 432-Core 28.1 DP-GFLOP/s/W 83% FPU Utilization Dual-Chiplet, Dual-HBM2E RISC-V-based Accelerator for Stencil and Sparse Linear Algebra Computations with 8-to-64-bit Floating-Point Support in 12nm FinFET
by: Paulin, Gianna, et al.
Published: (2024)

MemPool Flavors: Between Versatility and Specialization in a RISC-V Manycore Cluster
by: Mazzola, Sergio, et al.
Published: (2025)

A 66-Gb/s/5.5-W RISC-V Many-Core Cluster for 5G+ Software-Defined Radio Uplinks
by: Bertuletti, Marco, et al.
Published: (2025)

TeraPool: A Physical Design Aware, 1024 RISC-V Cores Shared-L1-Memory Scaled-up Cluster Design with High Bandwidth Main Memory Link
by: Zhang, Yichao, et al.
Published: (2026)

Enhanced LPDDR4X PHY in 12 nm FinFET
by: Feldmann, Johannes, et al.
Published: (2025)

A Compute&Memory Efficient Model-Driven Neural 5G Receiver for Edge AI-assisted RAN
by: Abdollahpour, Mahdi, et al.
Published: (2025)

Optimizing Scalable Multi-Cluster Architectures for Next-Generation Wireless Sensing and Communication
by: Riedel, Samuel, et al.
Published: (2025)

TeraPool-SDR: An 1.89TOPS 1024 RV-Cores 4MiB Shared-L1 Cluster for Next-Generation Open-Source Software-Defined Radios
by: Zhang, Yichao, et al.
Published: (2024)

TCDM Burst Access: Breaking the Bandwidth Barrier in Shared-L1 RVV Clusters Beyond 1000 FPUs
by: Shen, Diyou, et al.
Published: (2025)

TeraNoC: A Multi-Channel 32-bit Fine-Grained, Hybrid Mesh-Crossbar NoC for Efficient Scale-up of 1000+ Core Shared-L1-Memory Clusters
by: Zhang, Yichao, et al.
Published: (2025)

A Dynamic Allocation Scheme for Adaptive Shared-Memory Mapping on Kilo-core RV Clusters for Attention-Based Model Deployment
by: Wang, Bowen, et al.
Published: (2025)

The Impact of Temperature Variations on the Electrical Performance of SOI FinFET Devices
by: Haifa Bahri, et al.
Published: (2025)

Energy-efficient SNN Architecture using 3nm FinFET Multiport SRAM-based CIM with Online Learning
by: Huijbregts, Lucas, et al.
Published: (2024)

A FinFET‐Based Low‐Power Static Random Access Memory Cell With Improved Stability
by: Gautam Rana, et al.
Published: (2024)

Amplitude of Random Telegraph Noise in Junctionless FinFET with Different Channel Shape
by: Atamuratov, Atabek E., et al.
Published: (2024)

Self-heating effect in nanoscale SOI Junctionless FinFET with different geometries
by: Atamuratov, A. E., et al.
Published: (2024)

The Influence of Fin Shape on the Amplitude of Random Telegraph Noise in the Subthreshold Regime of a Junctionless FinFET
by: Khalilloev, M. M., et al.
Published: (2024)

First Demonstration of HZO/beta-Ga2O3 Ferroelectric FinFET with Improved Memory Window
by: Park, Seohyeon, et al.
Published: (2024)

Simulation of single hole spin qubit in strained triangular FinFET quantum devices
by: Bouquet, Ilan, et al.
Published: (2025)

Energy‐Dependent Proton‐Induced Single‐Event Upsets in 16‐nm Bulk FinFET D Flip‐Flops: Mechanisms and Layout Impacts
by: Lili Zhang, et al.
Published: (2026)

Late Breaking Results: Boosting Efficient Dual-Issue Execution on Lightweight RISC-V Cores
by: Colagrande, Luca, et al.
Published: (2026)

Fast-Locking and High-Resolution Mixed-Mode DLL with Binary Search and Clock Failure Detection for Wide Frequency Ranges in 3-nm FinFET CMOS
by: Wainstein, Nicolás, et al.
Published: (2025)

OSFFET v9 BPD Turbo: A Simplified, High-Performance Post-FinFET Transistor Architecture
by: Alhajj, Abbas
Published: (2025)

PALTO: Physics-Informed Active Learning for Tri-Gate FinFET Design Optimization for Vertical Power Delivery
by: Sadeghi, Ayoub, et al.
Published: (2026)

Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency
by: Perotti, Matteo, et al.
Published: (2023)

Ultra-Low-Power Spiking Neurons in 7 nm FinFET Technology: A Comparative Analysis of Leaky Integrate-and-Fire, Morris-Lecar, and Axon-Hillock Architectures
by: Larsh, Logan, et al.
Published: (2025)

Low power and noise‐immune 9 T compute SRAM cell design based on differential power generator and Schmitt‐trigger logics with14 nm FinFET technology
by: Pushkar Praveen, et al.
Published: (2024)

Dual-Issue Execution of Mixed Integer and Floating-Point Workloads on Energy-Efficient In-Order RISC-V Cores
by: Colagrande, Luca, et al.
Published: (2025)

Fast End-to-End Simulation and Exploration of Many-RISCV-Core Baseband Transceivers for Software-Defined Radio-Access Networks
by: Bertuletti, Marco, et al.
Published: (2025)

T-REX: A 68-567 μs/token, 0.41-3.95 μJ/token Transformer Accelerator with Reduced External Memory Access and Enhanced Hardware Utilization in 16nm FinFET
by: Moon, Seunghyun, et al.
Published: (2025)

Trikarenos: A Fault-Tolerant RISC-V-based Microcontroller for CubeSats in 28nm
by: Rogenmoser, Michael, et al.
Published: (2023)

TensorPool: A 3D-Stacked 8.4TFLOPS/4.3W Many-Core Domain-Specific Processor for AI-Native Radio Access Networks
by: Bertuletti, Marco, et al.
Published: (2026)

Quadrilatero: A RISC-V programmable matrix coprocessor for low-power edge applications
by: Cammarata, Danilo, et al.
Published: (2025)

Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
by: Fu, Zexin, et al.
Published: (2025)

Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs
by: Koenig, Cyril, et al.
Published: (2025)

Spatzformer: An Efficient Reconfigurable Dual-Core RISC-V V Cluster for Mixed Scalar-Vector Workloads
by: Perotti, Matteo, et al.
Published: (2024)

Simulating Scaling Effects in Fully Vertical GaN FinFETs
by: Alexander Simko, et al.
Published: (2025)