Imagen de Portada

Design and Analysis of Approximate Hardware Accelerators for VVC Intra Angular Prediction

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	de Fraga, Lucas M. Leipnitz, Diniz, Cláudio Machado
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Hardware-Software Co-Design for Accelerating Transformer Inference Leveraging Compute-in-Memory
por: Kim, Dong Eun, et al.
Publicado: (2025)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
por: Wang, Zhao, et al.
Publicado: (2021)

Bombyx: OpenCilk Compilation for FPGA Hardware Acceleration
por: Shahawy, Mohamed, et al.
Publicado: (2025)

DiffAxE: Diffusion-driven Hardware Accelerator Generation and Design Space Exploration
por: Ghosh, Arkapravo, et al.
Publicado: (2025)

Cross-Layer Design of Vector-Symbolic Computing: Bridging Cognition and Brain-Inspired Hardware Acceleration
por: Du, Shuting, et al.
Publicado: (2025)

Domain-specific Hardware Acceleration for Model Predictive Path Integral Control
por: Tanguy-Legac, Erwan, et al.
Publicado: (2026)

Co-Design of CNN Accelerators for TinyML using Approximate Matrix Decomposition
por: Morales, José Juan Hernández, et al.
Publicado: (2026)

An Efficient Sparse Hardware Accelerator for Spike-Driven Transformer
por: Li, Zhengke, et al.
Publicado: (2025)

Energy-Efficient Hardware Acceleration of Whisper ASR on a CGLA
por: Ando, Takuto, et al.
Publicado: (2025)

Hardware Acceleration in Portable MRIs: State of the Art and Future Prospects
por: Habsi, Omar Al, et al.
Publicado: (2025)

HyDRA: Deadline and Reuse-Aware Cacheability for Hardware Accelerators
por: Agarwal, Ayushi, et al.
Publicado: (2026)

Xpikeformer: Hybrid Analog-Digital Hardware Acceleration for Spiking Transformers
por: Song, Zihang, et al.
Publicado: (2024)

MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
por: Leon, Vasileios, et al.
Publicado: (2025)

ApproXAI: Energy-Efficient Hardware Acceleration of Explainable AI using Approximate Computing
por: Siddique, Ayesha, et al.
Publicado: (2025)

FETTA: Flexible and Efficient Hardware Accelerator for Tensorized Neural Network Training
por: Lu, Jinming, et al.
Publicado: (2025)

TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile Verification
por: Zhong, Yang, et al.
Publicado: (2025)

SeDA: Secure and Efficient DNN Accelerators with Hardware/Software Synergy
por: Xuan, Wei, et al.
Publicado: (2025)

Hardware Acceleration of Kolmogorov-Arnold Network (KAN) in Large-Scale Systems
por: Huang, Wei-Hsing, et al.
Publicado: (2025)

Memory-Guided Unified Hardware Accelerator for Mixed-Precision Scientific Computing
por: Wang, Chuanzhen, et al.
Publicado: (2026)

Hardware Acceleration of Kolmogorov-Arnold Network (KAN) for Lightweight Edge Inference
por: Huang, Wei-Hsing, et al.
Publicado: (2024)

HFRWKV: A High-Performance Fully On-Chip Hardware Accelerator for RWKV
por: Shijie, Liu, et al.
Publicado: (2026)

Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism
por: Emami, Mahyar, et al.
Publicado: (2023)

Hardware Accelerators for Artificial Intelligence
por: Ahsan, S M Mojahidul, et al.
Publicado: (2024)

Hardware-Efficient CNNs: Interleaved Approximate FP32 Multipliers for Kernel Computation
por: Gowda, Bindu G, et al.
Publicado: (2025)

Hardware Accelerators for Autonomous Cars: A Review
por: Islayem, Ruba, et al.
Publicado: (2024)

Comprehensive Design Space Exploration for Tensorized Neural Network Hardware Accelerators
por: Zhang, Jinsong, et al.
Publicado: (2025)

Enabling Efficient Hardware Acceleration of Hybrid Vision Transformer (ViT) Networks at the Edge
por: Dumoulin, Joren, et al.
Publicado: (2025)

always_comm: An FPGA-based Hardware Accelerator for Audio/Video Compression and Transmission
por: Parthasarathy, Rishab, et al.
Publicado: (2025)

Hardware Efficient Accelerator for Spiking Transformer With Reconfigurable Parallel Time Step Computing
por: Chen, Bo-Yu, et al.
Publicado: (2025)

FireBridge: Cycle-Accurate Hardware + Firmware Co-Verification for Modern Accelerators
por: Abarajithan, G, et al.
Publicado: (2026)

Towards the Certification of Hybrid Architectures: Analysing Interference on Hardware Accelerators through PML
por: Lesage, Benjamin, et al.
Publicado: (2024)

Fast Graph Vector Search via Hardware Acceleration and Delayed-Synchronization Traversal
por: Jiang, Wenqi, et al.
Publicado: (2024)

Accelerating PageRank Algorithmic Tasks with a new Programmable Hardware Architecture
por: Chowdhury, Md Rownak Hossain, et al.
Publicado: (2024)

GenPairX: A Hardware-Algorithm Co-Designed Accelerator for Paired-End Read Mapping
por: Eudine, Julien, et al.
Publicado: (2026)

Design Environment of Quantization-Aware Edge AI Hardware for Few-Shot Learning
por: Kanda, R., et al.
Publicado: (2026)

NX-CGRA: A Programmable Hardware Accelerator for Core Transformer Algorithms on Edge Devices
por: Prasad, Rohit
Publicado: (2025)

FPGA-Optimized Hardware Accelerator for Fast Fourier Transform and Singular Value Decomposition in AI
por: Ding, Hong, et al.
Publicado: (2025)

Hardware-Software Co-design for 3D-DRAM-based LLM Serving Accelerator
por: Li, Cong, et al.
Publicado: (2026)

Inclusive-PIM: Hardware-Software Co-design for Broad Acceleration on Commercial PIM Architectures
por: Alsop, Johnathan, et al.
Publicado: (2023)

STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design
por: Wang, Kainan, et al.
Publicado: (2025)