Scalable Hardware Maturity Probe for Quantum Accelerators via Harmonic Analysis of QAOA
Fuente:
arXiv
Guardado en:
| Autores principales: | , |
|---|---|
| Formato: | Preprint |
| Publicado: |
2025
|
| Materias: | |
| Acceso en línea: | |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
| _version_ | 1866908538893238272 |
|---|---|
| author | Onah, Chinonso Michielsen, Kristel |
| author_facet | Onah, Chinonso Michielsen, Kristel |
| contents | As quantum processors begin operating as tightly coupled accelerators inside high-performance computing (HPC) facilities, dependable and reproducible behavior becomes a gating requirement for scientific and industrial workloads. We present a hardware-maturity probe that quantifies a device's reliability by testing whether it can repeatedly reproduce the provably global optima of single-layer Quantum Approximate Optimization Algorithm (QAOA) circuits. Using harmonic analysis, we derive closed-form upper bounds on the number of stationary points in the p=1 QAOA cost landscape for broad classes of combinatorial-optimization problems. These bounds yield an exhaustive yet low-overhead grid-sampling scheme with analytically verifiable outcomes. The probe integrates reliability-engineering notions like run-to-failure statistics, confidence-interval estimation, and reproducibility testing into a single, application-centric benchmark. Our framework supplies a standardized dependability metric for hybrid quantum-HPC (QHPC) workflows. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2509_11450 |
| institution | arXiv |
| publishDate | 2025 |
| record_format | arxiv |
| spellingShingle | Scalable Hardware Maturity Probe for Quantum Accelerators via Harmonic Analysis of QAOA Onah, Chinonso Michielsen, Kristel Quantum Physics Applied Physics As quantum processors begin operating as tightly coupled accelerators inside high-performance computing (HPC) facilities, dependable and reproducible behavior becomes a gating requirement for scientific and industrial workloads. We present a hardware-maturity probe that quantifies a device's reliability by testing whether it can repeatedly reproduce the provably global optima of single-layer Quantum Approximate Optimization Algorithm (QAOA) circuits. Using harmonic analysis, we derive closed-form upper bounds on the number of stationary points in the p=1 QAOA cost landscape for broad classes of combinatorial-optimization problems. These bounds yield an exhaustive yet low-overhead grid-sampling scheme with analytically verifiable outcomes. The probe integrates reliability-engineering notions like run-to-failure statistics, confidence-interval estimation, and reproducibility testing into a single, application-centric benchmark. Our framework supplies a standardized dependability metric for hybrid quantum-HPC (QHPC) workflows. |
| title | Scalable Hardware Maturity Probe for Quantum Accelerators via Harmonic Analysis of QAOA |
| topic | Quantum Physics Applied Physics |
| url | https://arxiv.org/abs/2509.11450 |