Copertina

Towards Closing the Performance Gap for Cryptographic Kernels Between CPUs and Specialized Hardware

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Zhang, Naifeng, Fu, Sophia, Franchetti, Franz
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Cryptography and Security Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Bridging the Gap between Hardware Fuzzing and Industrial Verification
di: Ma, Ruiyang, et al.
Pubblicazione: (2025)

Code Generation for Cryptographic Kernels using Multi-word Modular Arithmetic on GPU
di: Zhang, Naifeng, et al.
Pubblicazione: (2025)

A Near-Cache Architectural Framework for Cryptographic Computing
di: Zhang, Jingyao, et al.
Pubblicazione: (2025)

Cassandra: Efficient Enforcement of Sequential Execution for Cryptographic Programs (Extended Version)
di: Hajiabadi, Ali, et al.
Pubblicazione: (2024)

Per-Row Activation Counting on Real Hardware: Demystifying Performance Overheads
di: Kim, Jumin, et al.
Pubblicazione: (2025)

Palermo: Improving the Performance of Oblivious Memory using Protocol-Hardware Co-Design
di: Ye, Haojie, et al.
Pubblicazione: (2024)

Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
di: Pham, Anh Kiet, et al.
Pubblicazione: (2026)

Enabling Deterministic User-Level Interrupts in Real-Time Processors via Hardware Extension
di: Yang, Hongbin, et al.
Pubblicazione: (2026)

Security Properties for Open-Source Hardware Designs
di: Rogers, Jayden, et al.
Pubblicazione: (2024)

Modern Hardware Security: A Review of Attacks and Countermeasures
di: Mishra, Jyotiprakash, et al.
Pubblicazione: (2025)

Presto: Hardware Acceleration of Ciphers for Hybrid Homomorphic Encryption
di: Jeon, Yeonsoo, et al.
Pubblicazione: (2025)

Efficient and Lightweight In-memory Computing Architecture for Hardware Security
di: Ajmi, Hala, et al.
Pubblicazione: (2022)

ModSRAM: Algorithm-Hardware Co-Design for Large Number Modular Multiplication in SRAM
di: Ku, Jonathan, et al.
Pubblicazione: (2024)

Secure Software/Hardware Hybrid In-Field Testing for System-on-Chip
di: Mulhem, Saleh, et al.
Pubblicazione: (2024)

High-Security Hardware Module with PUF and Hybrid Cryptography for Data Security
di: Amael, Joshua Tito, et al.
Pubblicazione: (2024)

Efficient Hardware Implementation of Modular Multiplier over GF (2m) on FPGA
di: Kumari, Ruby, et al.
Pubblicazione: (2025)

"vcd2df" -- Leveraging Data Science Insights for Hardware Security Research
di: Deutschbein, Calvin, et al.
Pubblicazione: (2025)

TroLL: Exploiting Structural Similarities between Logic Locking and Hardware Trojans
di: Liu, Yuntao, et al.
Pubblicazione: (2023)

AMAZE: Accelerated MiMC Hardware Architecture for Zero-Knowledge Applications on the Edge
di: Ahmed, Anees, et al.
Pubblicazione: (2024)

An Efficient Algorithm for Modulus Operation and Its Hardware Implementation in Prime Number Calculation
di: Wijesinghe, W. A. Susantha
Pubblicazione: (2024)

An FPGA-Based Open-Source Hardware-Software Framework for Side-Channel Security Research
di: Zoni, Davide, et al.
Pubblicazione: (2024)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
di: Reimann, Lennart M., et al.
Pubblicazione: (2024)

SCARF: Securing Chips with a Robust Framework against Fabrication-time Hardware Trojans
di: Eslami, Mohammad, et al.
Pubblicazione: (2024)

RTL2M$μ$PATH: Multi-$μ$PATH Synthesis with Applications to Hardware Security Verification
di: Hsiao, Yao, et al.
Pubblicazione: (2024)

Hardware-Friendly Randomization: Enabling Random-Access and Minimal Wiring in FHE Accelerators with Low Total Cost
di: Rosenfeld, Ilan, et al.
Pubblicazione: (2026)

History-Aware Trajectory k-Anonymization Using an FPGA-Based Hardware Accelerator for Real-Time Location Services
di: Nakano, Hiroshi, et al.
Pubblicazione: (2025)

A High Performance and Efficient Post-Quantum Crypto-Processor for FrodoKEM
di: Li, Kai, et al.
Pubblicazione: (2026)

Securing Cryptographic Software via Typed Assembly Language (Extended Version)
di: Song, Shixin, et al.
Pubblicazione: (2025)

Revisiting DRAM Read Disturbance: Identifying Inconsistencies Between Experimental Characterization and Device-Level Studies
di: Luo, Haocong, et al.
Pubblicazione: (2025)

New Security Challenges Towards In-Sensor Computing Systems
di: Kajol, Mashrafi, et al.
Pubblicazione: (2025)

TitanCFI: Toward Enforcing Control-Flow Integrity in the Root-of-Trust
di: Parisi, Emanuele, et al.
Pubblicazione: (2024)

SEA Cache: A Performance-Efficient Countermeasure for Contention-based Attacks
di: Liu, Xiao, et al.
Pubblicazione: (2024)

Cost-Effective Optimization and Implementation of the CRT-Paillier Decryption Algorithm for Enhanced Performance
di: Huang, Zhengwu, et al.
Pubblicazione: (2025)

TroLLoc: Logic Locking and Layout Hardening for IC Security Closure against Hardware Trojans
di: Wang, Fangzhou, et al.
Pubblicazione: (2024)

PermuteV: A Performant Side-channel-Resistant RISC-V Core Securing Edge AI Inference
di: Narkthong, Nuntipat, et al.
Pubblicazione: (2025)

AMuLeT: Automated Design-Time Testing of Secure Speculation Countermeasures
di: Fu, Bo, et al.
Pubblicazione: (2025)

Evasive Hardware Trojan through Adversarial Power Trace
di: Omidi, Behnam, et al.
Pubblicazione: (2024)

CryptoSRAM: Enabling High-Throughput Cryptography on MCUs via In-SRAM Computing
di: Zhang, Jingyao, et al.
Pubblicazione: (2025)

Highly Efficient Parallel Row-Layered Min-Sum MDPC Decoder for McEliece Cryptosystem
di: Cai, Jiaxuan, et al.
Pubblicazione: (2024)

Efficient Layered New Bit-Flipping QC-MDPC Decoder for BIKE Post-Quantum Cryptography
di: Cai, Jiaxuan, et al.
Pubblicazione: (2024)