VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs

Documenti analoghi

• ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection
  di: Niu, Juxin, et al.
  Pubblicazione: (2025)
• HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers
  di: Yang, Yiyao, et al.
  Pubblicazione: (2025)
• QiMeng-SALV: Signal-Aware Learning for Verilog Code Generation
  di: Zhang, Yang, et al.
  Pubblicazione: (2025)
• VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency
  di: Zhao, Zhuorui, et al.
  Pubblicazione: (2025)
• QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generation
  di: Zhu, Yaoyu, et al.
  Pubblicazione: (2025)