Saved in:
| Main Authors: | Boucher, Pierre, Fréchard, Victor, Ramirez-Cardona, Diego, Ouellet-Plamondon, Claudiane |
|---|---|
| Format: | Preprint |
| Published: |
2025
|
| Subjects: | |
| Online Access: | https://arxiv.org/abs/2509.17721 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
A virtually connected probabilistic computer as a solver for higher-order, densely connected, or reconfigurable combinatorial optimisation problems
by: Searle, Amy J., et al.
Published: (2026)
by: Searle, Amy J., et al.
Published: (2026)
Overcoming Quadratic Hardware Scaling for a Fully Connected Digital Oscillatory Neural Network
by: Haverkort, Bram, et al.
Published: (2025)
by: Haverkort, Bram, et al.
Published: (2025)
A RISC-V SOC for Terahertz IoT Devices: Implementation and design challenges
by: Zhong, Xinchao, et al.
Published: (2024)
by: Zhong, Xinchao, et al.
Published: (2024)
PIMphony: Overcoming Bandwidth and Capacity Inefficiency in PIM-based Long-Context LLM Inference System
by: Kwon, Hyucksung, et al.
Published: (2024)
by: Kwon, Hyucksung, et al.
Published: (2024)
DreamRAM: A Fine-Grained Configurable Design Space Modeling Tool for Custom 3D Die-Stacked DRAM
by: Cai, Victor, et al.
Published: (2025)
by: Cai, Victor, et al.
Published: (2025)
Lightweight Congruence Profiling for Early Design Exploration of Heterogeneous FPGAs
by: Boston, Allen, et al.
Published: (2025)
by: Boston, Allen, et al.
Published: (2025)
A Dynamic Allocation Scheme for Adaptive Shared-Memory Mapping on Kilo-core RV Clusters for Attention-Based Model Deployment
by: Wang, Bowen, et al.
Published: (2025)
by: Wang, Bowen, et al.
Published: (2025)
Performance Analysis of Matrix Multiplication for Deep Learning on the Edge
by: Ramírez, Cristian, et al.
Published: (2024)
by: Ramírez, Cristian, et al.
Published: (2024)
Fused-Tiled Layers: Minimizing Data Movement on RISC-V SoCs with Software-Managed Caches
by: Jung, Victor J. B., et al.
Published: (2025)
by: Jung, Victor J. B., et al.
Published: (2025)
Optimizing Layer-Fused Scheduling of Transformer Networks on Multi-accelerator Platforms
by: Colleman, Steven, et al.
Published: (2024)
by: Colleman, Steven, et al.
Published: (2024)
Evaluating the effects of reducing voltage margins for energy-efficient operation of MPSoCs
by: Nascimento, Diego V. Cirilo do, et al.
Published: (2022)
by: Nascimento, Diego V. Cirilo do, et al.
Published: (2022)
Distributed Inference with Minimal Off-Chip Traffic for Transformers on Low-Power MCUs
by: Bochem, Severin, et al.
Published: (2024)
by: Bochem, Severin, et al.
Published: (2024)
FractalSync: Lightweight Scalable Global Synchronization of Massive Bulk Synchronous Parallel AI Accelerators
by: Isachi, Victor, et al.
Published: (2025)
by: Isachi, Victor, et al.
Published: (2025)
Different Perspectives of Memory System Simulation
by: Esmaili-Dokht, Pouya, et al.
Published: (2026)
by: Esmaili-Dokht, Pouya, et al.
Published: (2026)
Circuits and Systems for Embodied AI: Exploring uJ Multi-Modal Perception for Nano-UAVs on the Kraken Shield
by: Potocnik, Viviane, et al.
Published: (2024)
by: Potocnik, Viviane, et al.
Published: (2024)
Performance and Energy Benefits of MRDIMMs
by: Díaz, Pau, et al.
Published: (2026)
by: Díaz, Pau, et al.
Published: (2026)
Towards a Cryogenic CMOS-Memristor Neural Decoder for Quantum Error Correction
by: Mouny, Pierre-Antoine, et al.
Published: (2025)
by: Mouny, Pierre-Antoine, et al.
Published: (2025)
Reuse Detector: Improving the Management of STT-RAM SLLCs
by: RodrÍguez-RodrÍguez, Roberto, et al.
Published: (2024)
by: RodrÍguez-RodrÍguez, Roberto, et al.
Published: (2024)
PREFENDER: A Prefetching Defender against Cache Side Channel Attacks as A Pretender
by: Li, Luyi, et al.
Published: (2023)
by: Li, Luyi, et al.
Published: (2023)
REPTILES: Repeated Tiles of Sargantana, a RISC-V multicore based on OpenPiton
by: Oliete-Escuín, Noelia, et al.
Published: (2026)
by: Oliete-Escuín, Noelia, et al.
Published: (2026)
SAMIPS: A Synthesised Asynchronous Processor
by: Zhang, Qianyi, et al.
Published: (2024)
by: Zhang, Qianyi, et al.
Published: (2024)
A 950 MHz SIMT Soft Processor
by: Langhammer, Martin, et al.
Published: (2025)
by: Langhammer, Martin, et al.
Published: (2025)
A Review of Memory Wall for Neuromorphic Computing
by: Le, Dexter, et al.
Published: (2025)
by: Le, Dexter, et al.
Published: (2025)
A Systematic Characterization of LLM Inference on GPUs
by: Wang, Haonan, et al.
Published: (2025)
by: Wang, Haonan, et al.
Published: (2025)
CPPL: A Circuit Prompt Programming Language
by: Yin, Shuo, et al.
Published: (2026)
by: Yin, Shuo, et al.
Published: (2026)
JugglePAC: A Pipelined Accumulation Circuit
by: Houraniah, Ahmad, et al.
Published: (2023)
by: Houraniah, Ahmad, et al.
Published: (2023)
ALIGN: A System for Automating Analog Layout
by: Dhar, Tonmoy, et al.
Published: (2020)
by: Dhar, Tonmoy, et al.
Published: (2020)
DDC: A Vision for a Disaggregated Datacenter
by: Ewais, Mohammad, et al.
Published: (2024)
by: Ewais, Mohammad, et al.
Published: (2024)
Revet: A Language and Compiler for Dataflow Threads
by: Rucker, Alexander, et al.
Published: (2023)
by: Rucker, Alexander, et al.
Published: (2023)
A Statically and Dynamically Scalable Soft GPGPU
by: Langhammer, Martin, et al.
Published: (2024)
by: Langhammer, Martin, et al.
Published: (2024)
SCREME: A Scalable Framework for Resilient Memory Design
by: Li, Fan, et al.
Published: (2025)
by: Li, Fan, et al.
Published: (2025)
Modeling and Simulating Emerging Memory Technologies: A Tutorial
by: Chen, Yun-Chih, et al.
Published: (2025)
by: Chen, Yun-Chih, et al.
Published: (2025)
A Dense and Efficient Instruction Set Architecture Encoding
by: Maroun, Emad Jacob
Published: (2025)
by: Maroun, Emad Jacob
Published: (2025)
Mexican Computers: A Brief Technical and Historical Overview
by: Ortiz-Arroyo, Daniel
Published: (2024)
by: Ortiz-Arroyo, Daniel
Published: (2024)
A modular architecture for IMU-based data gloves
by: Carfì, Alessandro, et al.
Published: (2024)
by: Carfì, Alessandro, et al.
Published: (2024)
A Paradigm for Generalized Multi-Level Priority Encoders
by: Phillips, Maxwell, et al.
Published: (2026)
by: Phillips, Maxwell, et al.
Published: (2026)
A Data-Driven Dynamic Execution Orchestration Architecture
by: Bai, Zhenyu, et al.
Published: (2026)
by: Bai, Zhenyu, et al.
Published: (2026)
A Review of SRAM-based Compute-in-Memory Circuits
by: Yoshioka, Kentaro, et al.
Published: (2024)
by: Yoshioka, Kentaro, et al.
Published: (2024)
A Power-Efficient Hardware Implementation of L-Mul
by: Chen, Ruiqi, et al.
Published: (2024)
by: Chen, Ruiqi, et al.
Published: (2024)
ForgeEDA: A Comprehensive Multimodal Dataset for Advancing EDA
by: Shi, Zhengyuan, et al.
Published: (2025)
by: Shi, Zhengyuan, et al.
Published: (2025)
Similar Items
-
A virtually connected probabilistic computer as a solver for higher-order, densely connected, or reconfigurable combinatorial optimisation problems
by: Searle, Amy J., et al.
Published: (2026) -
Overcoming Quadratic Hardware Scaling for a Fully Connected Digital Oscillatory Neural Network
by: Haverkort, Bram, et al.
Published: (2025) -
A RISC-V SOC for Terahertz IoT Devices: Implementation and design challenges
by: Zhong, Xinchao, et al.
Published: (2024) -
PIMphony: Overcoming Bandwidth and Capacity Inefficiency in PIM-based Long-Context LLM Inference System
by: Kwon, Hyucksung, et al.
Published: (2024) -
DreamRAM: A Fine-Grained Configurable Design Space Modeling Tool for Custom 3D Die-Stacked DRAM
by: Cai, Victor, et al.
Published: (2025)