Cover Image

Minimal Neuron Circuits: Bursters

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Nabil, Amr, Kumar, T. Nandha, Almurib, Haider Abbas F.
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture Neural and Evolutionary Computing B.7.1; I.2.0
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Minimal Neuron Circuits -- Part I: Resonators
by: Nabil, Amr, et al.
Published: (2025)

SPICEMixer - Netlist-Level Circuit Evolution
by: Uhlich, Stefan, et al.
Published: (2025)

Multiplier-free In-Memory Vector-Matrix Multiplication Using Distributed Arithmetic
by: Zeller, Felix, et al.
Published: (2025)

basic_RV32s: An Open-Source Microarchitectural Roadmap for RISC-V RV32I
by: Kang, Hyun Woo, et al.
Published: (2025)

Toward Thermodynamic Reservoir Computing: Exploring SHA-256 ASICs as Potential Physical Substrates
by: de Lafuente, Francisco Angulo, et al.
Published: (2026)

Biological Intuition on Digital Hardware: An RTL Implementation of Poisson-Encoded SNNs for Static Image Classification
by: Das, Debabrata, et al.
Published: (2026)

RISC-V Based TinyML Accelerator for Depthwise Separable Convolutions in Edge AI
by: Yildirim, Muhammed, et al.
Published: (2025)

TOM: A Ternary Read-only Memory Accelerator for LLM-powered Edge Intelligence
by: Guan, Hongyi, et al.
Published: (2026)

NeuroPDE: A Neuromorphic PDE Solver Based on Spintronic and Ferroelectric Devices
by: Fu, Siqing, et al.
Published: (2025)

RV-IM100: Quantifying ISA Extension, Datapath Width, and Pipeline Depth Trade-offs in RISC-V Microarchitectures
by: Kang, Hyunwoo
Published: (2026)

IzhiRISC-V -- a RISC-V-based Processor with Custom ISA Extension for Spiking Neuron Networks Processing with Izhikevich Neurons
by: Szczerek, Wiktor J., et al.
Published: (2025)

A flexible framework for early power and timing comparison of time-multiplexed CGRA kernel executions
by: Aspros, Maxime Henri, et al.
Published: (2025)

Catwalk: Unary Top-K for Efficient Ramp-No-Leak Neuron Design for Temporal Neural Networks
by: Lister, Devon, et al.
Published: (2025)

Variability-Aware Approximate Circuit Synthesis via Genetic Optimization
by: Balaskas, Konstantinos, et al.
Published: (2023)

Hardware-Friendly Implementation of Physical Reservoir Computing with CMOS-based Time-domain Analog Spiking Neurons
by: Kimura, Nanako, et al.
Published: (2024)

Speaking to Silicon: Neural Communication with Bitcoin Mining ASICs
by: de Lafuente, Francisco Angulo, et al.
Published: (2026)

Nonvolatile Charge-Domain Attention with HZO Ferroelectric Capacitors: A Simulation-Based Device-to-System Evaluation
by: Abouagour, Faris
Published: (2026)

Automated Placement of Analog Integrated Circuits using Priority-based Constructive Heuristic
by: Grus, Josef, et al.
Published: (2024)

RISCBench: Benchmarking RISC-V Orchestration Efficiency in FPGA and FPGA-Like Computing Engines
by: Ojika, Dave, et al.
Published: (2025)

ReLANCE: A Resource-Efficient Low-Latency Cortical Neural Acceleration Engine
by: Kumar, Sonu, et al.
Published: (2025)

RAMAN: Resource-efficient ApproxiMate Posit Processing for Algorithm-Hardware Co-desigN
by: Khan, Mohd Faisal, et al.
Published: (2025)

GainSight: A Unified Framework for Data Lifetime Profiling and Heterogeneous Memory Composition
by: Li, Peijing, et al.
Published: (2025)

Isotropic Activation Functions Enable Deindividuated Neurons and Adaptive Topologies
by: Bird, George
Published: (2026)

Energy-Aware FPGA Implementation of Spiking Neural Network with LIF Neurons
by: Ali, Asmer Hamid, et al.
Published: (2024)

Dataflow & Tiling Strategies in Edge-AI FPGA Accelerators: A Comprehensive Literature Review
by: Li, Richie
Published: (2025)

DSPE: An Energy-Efficient Edge Processor for DeepSeek Inference with MerkleTree-based Incremental Pruning, Multi-Stage Boothing Lookup and Dynamic Adaptive Posit Processing
by: Zhang, Yuhan, et al.
Published: (2026)

A 65 nm Bayesian Neural Network Accelerator with 360 fJ/Sample In-Word GRNG for AI Uncertainty Estimation
by: Enciso, Zephan M., et al.
Published: (2025)

NeuroFlex: Column-Exact ANN-SNN Co-Execution Accelerator with Cost-Guided Scheduling
by: Manjunath, Varun, et al.
Published: (2025)

SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
by: Gunawardana, Kanishka, et al.
Published: (2026)

Functional Stability of Software-Hardware Neural Network Implementation The NeuroComp Project
by: Oleksii, Bychkov, et al.
Published: (2025)

Darwin3: A large-scale neuromorphic chip with a Novel ISA and On-Chip Learning
by: Ma, De, et al.
Published: (2023)

Memory Wall is not gone: A Critical Outlook on Memory Architecture in Digital Neuromorphic Computing
by: Yousefzadeh, Amirreza, et al.
Published: (2026)

SAGA: Synthesis Augmentation with Genetic Algorithms for In-Memory Sequence Optimization
by: Robins, Andey, et al.
Published: (2024)

An Efficient Multicast Addressing Encoding Scheme for Multi-Core Neuromorphic Processors
by: Su, Zhe, et al.
Published: (2024)

FlexNN: A Dataflow-aware Flexible Deep Learning Accelerator for Energy-Efficient Edge Devices
by: Raha, Arnab, et al.
Published: (2024)

Wet TinyML: Chemical Neural Network Using Gene Regulation and Cell Plasticity
by: Somathilaka, Samitha, et al.
Published: (2024)

YANA: Bridging the Neuromorphic Simulation-to-Hardware Gap
by: Pachideh, Brian, et al.
Published: (2026)

A 0.5-V Linear Neuromorphic Voltage-to-Spike Encoder Using a Bulk-Driven Transconductor
by: Akbari, Meysam, et al.
Published: (2026)

A Quarter of a Century of Neuromorphic Architectures on FPGAs -- an Overview
by: Szczerek, Wiktor J., et al.
Published: (2025)

Spiking Transformer Hardware Accelerators in 3D Integration
by: Xu, Boxun, et al.
Published: (2024)