Cover Image

Single-Cell Universal Logic-in-Memory Using 2T-nC FeRAM: An Area and Energy-Efficient Approach for Bulk Bitwise Computation

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Biswas, Rudra, Duan, Jiahui, Deng, Shan, Niu, Xuezhong, Qin, Yixin, Panigrahi, Prapti, Parekh, Varun, Joshi, Rajiv, Ni, Kai, Narayanan, Vijaykrishnan
Format:	Preprint
Published:	2025
Subjects:	Emerging Technologies Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration
by: Parekh, Varun Darshana, et al.
Published: (2025)

All-in-Memory Stochastic Computing using ReRAM
by: de Lima, João Paulo C., et al.
Published: (2025)

Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
by: Chen, Guan-Cheng, et al.
Published: (2025)

Towards Memory Specialization: A Case for Long-Term and Short-Term RAM
by: Li, Peijing, et al.
Published: (2025)

Online Soft Error Tolerance in ReRAM Crossbars for Deep Learning Accelerators
by: Khezeli, Benyamin, et al.
Published: (2024)

ReCross: Efficient Embedding Reduction Scheme for In-Memory Computing using ReRAM-Based Crossbar
by: Lai, Yu-Hong, et al.
Published: (2025)

All-in-One Analog AI Hardware: On-Chip Training and Inference with Conductive-Metal-Oxide/HfOx ReRAM Devices
by: Falcone, Donato Francesco, et al.
Published: (2025)

PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
by: Chen, Zhiyu, et al.
Published: (2024)

Scaling up Reversible Logic with HKI Superconducting Inductors
by: DeBenedictis, Erik P.
Published: (2025)

Monolithic 3D Integration for Null Convention Logic (NCL)-Based Asynchronous Circuits
by: Zhang, Xiameng, et al.
Published: (2026)

Omni 3D: BEOL-Compatible 3D Logic with Omnipresent Power, Signal, and Clock
by: Choi, Suhyeong, et al.
Published: (2024)

A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions
by: M, Amogh K, et al.
Published: (2025)

Trilinear Compute-in-Memory Architecture for Energy-Efficient Transformer Acceleration
by: Mia, Md Zesun Ahmed, et al.
Published: (2026)

Power-Area Efficient Serial IMPLY-based 4:2 Compressor Applied in Data-Intensive Applications
by: Bagheralmoosavi, Bahareh, et al.
Published: (2024)

Design of a 64-bit SQRT-CSLA with Reduced Area and High-Speed Applications in Low Power VLSI Circuits
by: Pallavi, CH., et al.
Published: (2024)

In-Situ Encryption of Single-Transistor Nonvolatile Memories without Density Loss
by: Ovy, Sanwar Ahmed, et al.
Published: (2025)

TLGLock: A New Approach in Logic Locking Using Key-Driven Charge Recycling in Threshold Logic Gates
by: Sahruri, Abdullah, et al.
Published: (2025)

CQ-CiM: Hardware-Aware Embedding Shaping for Robust CiM-Based Retrieval
by: Li, Xinzhao, et al.
Published: (2026)

ELF: Efficient Logic Synthesis by Pruning Redundancy in Refactoring
by: Tsaras, Dimitris, et al.
Published: (2025)

Bulk-Switching Memristor-based Compute-In-Memory Module for Deep Neural Network Training
by: Wu, Yuting, et al.
Published: (2023)

A Full Spectrum of 3D Ferroelectric Memory Architectures Shaped by Polarization Sensing
by: Duan, Jiahui, et al.
Published: (2025)

A Blueprint for Precise and Fault-Tolerant Analog Neural Networks
by: Demirkiran, Cansu, et al.
Published: (2023)

Reimagining Voltage-Controlled Cryogenic Boolean Logic Paradigm with Quantum-Enhanced Josephson Junction FETs
by: Islam, Md Mazharul, et al.
Published: (2025)

Maximizing Memory-Level Parallelism via Integrated Stochastic Logic-in-Memory Architectures
by: Razi, Farzad, et al.
Published: (2026)

A Novel Thermal Network Model and Electro-Thermal Coupling Study for NSFETs and CFETs Considering Thermal Crosstalk
by: Miao, Tianci, et al.
Published: (2025)

Length-Matching Routing for Programmable Photonic Circuits Using Best-First Strategy
by: Wang, Xiaoke, et al.
Published: (2025)

Frequency as Aperture: Enabling Embeddable Near-Field Sensing for 6G Wireless Radios
by: Ho, Pin-Han, et al.
Published: (2026)

SuperFlow: A Fully-Customized RTL-to-GDS Design Automation Flow for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
by: Xie, Yanyue, et al.
Published: (2024)

Hybrid Temporal Computing for Lower Power Hardware Accelerators
by: Tasnim, Maliha, et al.
Published: (2024)

Everything You Wanted to Know About Consumer Light Management in Smart Energy
by: Mohanty, Prajnyajit, et al.
Published: (2024)

Opportunities and Challenges for 3D Systems and Their Design
by: Emma, Philip, et al.
Published: (2025)

Sequencing on Silicon: AI SoC Design for Mobile Genomics at the Edge
by: Magierowski, Sebastian, et al.
Published: (2025)

SMART-WRITE: Adaptive Learning-based Write Energy Optimization for Phase Change Memory
by: Desai, Mahek, et al.
Published: (2025)

A wave-geometric duality for hyperdimensional computing
by: Poore, Tyler L.
Published: (2026)

TetrisG-SDK: Efficient Convolutional Layer Mapping with Adaptive Windows and Grouped Convolutions for Fast In-Memory Computing
by: Dong, Ke, et al.
Published: (2026)

Scattering-Matrix-Based Parametric Characterization of a Two-Port Bridged-T Network for Microstrip Filter Applications
by: Dizabadi, Naser Khatti, et al.
Published: (2026)

Evaluating Computing Platforms for Sustainability: A Comparative Analysis of FPGAs against ASICs, GPUs, and CPUs
by: Sudarshan, Chetan Choppali, et al.
Published: (2026)

AnalogToBi: Device-Level Analog Circuit Topology Generation via Bipartite Graph and Grammar Guided Decoding
by: Kim, Seungmin, et al.
Published: (2026)

CXLRAMSim v1.0: System-Level Exploration of CXL Memory Expander Cards
by: Pathak, Karan, et al.
Published: (2026)

HiSEP-Q: A Highly Scalable and Efficient Quantum Control Processor for Superconducting Qubits
by: Guo, Xiaorang, et al.
Published: (2023)