Imagen de Portada

Lightweight Congruence Profiling for Early Design Exploration of Heterogeneous FPGAs

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Boston, Allen, Seyoum, Biruk, Carloni, Luca, Gaillardon, Pierre-Emmanuel
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design
por: Alvanaki, Elisavet Lydia, et al.
Publicado: (2025)

EDA-Aware RTL Generation with Large Language Models
por: Islam, Mubashir ul, et al.
Publicado: (2024)

Design and Implementation of Washing Machine HUD Using FPGAs
por: Stites, Norman, et al.
Publicado: (2025)

Critical Path Aware Timing-Driven Global Placement for Large-Scale Heterogeneous FPGAs
por: Jiang, He, et al.
Publicado: (2025)

ONNX-to-Hardware Design Flow for Adaptive Neural-Network Inference on FPGAs
por: Manca, Federico, et al.
Publicado: (2024)

Energy Efficient LSTM Accelerators for Embedded FPGAs through Parameterised Architecture Design
por: Qian, Chao, et al.
Publicado: (2026)

Stream: Design Space Exploration of Layer-Fused DNNs on Heterogeneous Dataflow Accelerators
por: Symons, Arne, et al.
Publicado: (2022)

RealProbe: An Automated and Lightweight Performance Profiler for In-FPGA Execution of High-Level Synthesis Designs
por: Kim, Jiho, et al.
Publicado: (2025)

Hardware-Software Co-Design for Event-Driven SNN Deployment on Low-Cost Neuromorphic FPGAs
por: Lee, Jiwoon, et al.
Publicado: (2026)

Multiplier Design Addressing Area-Delay Trade-offs by using DSP and Logic resources on FPGAs
por: Böttcher, Andreas, et al.
Publicado: (2024)

AXI-REALM: Safe, Modular and Lightweight Traffic Monitoring and Regulation for Heterogeneous Mixed-Criticality Systems
por: Benz, Thomas, et al.
Publicado: (2025)

Towards Generalized On-Chip Communication for Programmable Accelerators in Heterogeneous Architectures
por: Zuckerman, Joseph, et al.
Publicado: (2024)

Wavelet Based Frequency Detection Using FPGAs
por: Hill, Caleb, et al.
Publicado: (2024)

Duet: Creating Harmony between Processors and Embedded FPGAs
por: Li, Ang, et al.
Publicado: (2023)

Studying the Degradation of Propagation Delay on FPGAs at the European XFEL
por: Lanzieri, Leandro, et al.
Publicado: (2024)

Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs
por: Wang, Xiaoke, et al.
Publicado: (2026)

Late Breaking Results: Boosting Efficient Dual-Issue Execution on Lightweight RISC-V Cores
por: Colagrande, Luca, et al.
Publicado: (2026)

RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures
por: Iff, Patrick, et al.
Publicado: (2023)

smallNet: Implementation of a convolutional layer in tiny FPGAs
por: Bascuñán, Fernanda Zapata, et al.
Publicado: (2025)

RidgeWalker: Perfectly Pipelined Graph Random Walks on FPGAs
por: Tan, Hongshi, et al.
Publicado: (2026)

Fast Generation of Custom Floating-Point Spatial Filters on FPGAs
por: Campos, Nelson, et al.
Publicado: (2024)

GreenFPGA: Evaluating FPGAs as Environmentally Sustainable Computing Solutions
por: Sudarshan, Chetan Choppali, et al.
Publicado: (2023)

Small Logic-based Multipliers with Incomplete Sub-Multipliers for FPGAs
por: Böttcher, Andreas, et al.
Publicado: (2024)

DPUConfig: Optimizing ML Inference in FPGAs Using Reinforcement Learning
por: Patras, Alexandros, et al.
Publicado: (2026)

Accelerating Boolean Constraint Propagation for Efficient SAT-Solving on FPGAs
por: Govindasamy, Hariprasadh, et al.
Publicado: (2024)

Efficient Approaches for GEMM Acceleration on Leading AI-Optimized FPGAs
por: Taka, Endri, et al.
Publicado: (2024)

Voyager: An End-to-End Framework for Design-Space Exploration and Generation of DNN Accelerators
por: Prabhu, Kartik, et al.
Publicado: (2025)

A Survey on LUT-based Deep Neural Networks Implemented in FPGAs
por: Guo, Zeyu
Publicado: (2025)

Coyote v2: Raising the Level of Abstraction for Data Center FPGAs
por: Ramhorst, Benjamin, et al.
Publicado: (2025)

LlamaF: An Efficient Llama2 Architecture Accelerator on Embedded FPGAs
por: Xu, Han, et al.
Publicado: (2024)

Escaping Flatland: A Placement Flow for Enabling 3D FPGAs
por: Hao, Cong, et al.
Publicado: (2026)

A Resource-Driven Approach for Implementing CNNs on FPGAs Using Adaptive IPs
por: Magalhães, Philippe, et al.
Publicado: (2025)

Hardware-Efficient Accurate 4-bit Multiplier for Xilinx 7 Series FPGAs
por: Kida, Misaki, et al.
Publicado: (2025)

Analyzing the Single Event Upset Vulnerability of Binarized Neural Networks on SRAM FPGAs
por: Souvatzoglou, Ioanna, et al.
Publicado: (2024)

An Energy-Efficient Artefact Detection Accelerator on FPGAs for Hyper-Spectral Satellite Imagery
por: Castelino, Cornell, et al.
Publicado: (2024)

GraphMatch: Subgraph Query Processing on FPGAs
por: Dann, Jonas, et al.
Publicado: (2024)

TOP: Towards Open & Predictable Heterogeneous SoCs
por: Valente, Luca, et al.
Publicado: (2024)

HSCO-Bench: An Agent-Driven End-to-End Hardware-Software Co-design Benchmark for Systems-on-Chip
por: Tsai, Pei-Huan, et al.
Publicado: (2026)

Cool-3D: An End-to-End Thermal-Aware Framework for Early-Phase Design Space Exploration of Microfluidic-Cooled 3DICs
por: Wang, Runxi, et al.
Publicado: (2025)

Post-Quantum and Blockchain-Based Attestation for Trusted FPGAs in B5G Networks
por: Papalamprou, Ilias, et al.
Publicado: (2025)