The Cream Rises to the Top: Efficient Reranking Method for Verilog Code Generation

Documenti analoghi

• VFocus: Better Verilog Generation from Large Language Model via Focused Reasoning
  di: Zhao, Zhuorui, et al.
  Pubblicazione: (2025)
• A Novel HDL Code Generator for Effectively Testing FPGA Logic Synthesis Compilers
  di: Xu, Zhihao, et al.
  Pubblicazione: (2024)
• VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction
  di: Wang, Ning, et al.
  Pubblicazione: (2025)
• LeGend: A Data-Driven Framework for Lemma Generation in Hardware Model Checking
  di: Miao, Mingkai, et al.
  Pubblicazione: (2026)
• AutoINV: Automated Invariant Generation Framework for Formal Verification on High-Level Synthesis Designs
  di: Zhou, Xiaofeng, et al.
  Pubblicazione: (2026)