Saved in:
Bibliographic Details
Main Authors: Zheng, Ziyang, Zhu, Jiaying, Zhou, Jingyi, Xu, Qiang
Format: Preprint
Published: 2025
Subjects:
Online Access:https://arxiv.org/abs/2509.21886
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1866915785541156864
author Zheng, Ziyang
Zhu, Jiaying
Zhou, Jingyi
Xu, Qiang
author_facet Zheng, Ziyang
Zhu, Jiaying
Zhou, Jingyi
Xu, Qiang
contents Learning to compute, the ability to model the functional behavior of a circuit graph, is a fundamental challenge for graph representation learning. Yet, the dominant paradigm is architecturally mismatched for this task. This flawed assumption, central to mainstream message passing neural networks (MPNNs) and their conventional Transformer-based counterparts, prevents models from capturing the position-aware, hierarchical nature of computation. To resolve this, we introduce TRACE, a new paradigm built on an architecturally sound backbone and a principled learning objective. First, TRACE employs a Hierarchical Transformer that mirrors the step-by-step flow of computation, providing a faithful architectural backbone that replaces the flawed permutation-invariant aggregation. Second, we introduce function shift learning, a novel objective that decouples the learning problem. Instead of predicting the complex global function directly, our model is trained to predict only the function shift, the discrepancy between the true global function and a simple local approximation that assumes input independence. We validate this paradigm on various circuits modalities, including Register Transfer Level graphs, And-Inverter Graphs and post-mapping netlists. Across a comprehensive suite of benchmarks, TRACE substantially outperforms all prior architectures. These results demonstrate that our architecturally-aligned backbone and decoupled learning objective form a more robust paradigm for the fundamental challenge of learning the functional behavior of a circuit graph.
format Preprint
id arxiv_https___arxiv_org_abs_2509_21886
institution arXiv
publishDate 2025
record_format arxiv
spellingShingle TRACE: Learning to Compute on Circuit Graphs
Zheng, Ziyang
Zhu, Jiaying
Zhou, Jingyi
Xu, Qiang
Artificial Intelligence
Learning to compute, the ability to model the functional behavior of a circuit graph, is a fundamental challenge for graph representation learning. Yet, the dominant paradigm is architecturally mismatched for this task. This flawed assumption, central to mainstream message passing neural networks (MPNNs) and their conventional Transformer-based counterparts, prevents models from capturing the position-aware, hierarchical nature of computation. To resolve this, we introduce TRACE, a new paradigm built on an architecturally sound backbone and a principled learning objective. First, TRACE employs a Hierarchical Transformer that mirrors the step-by-step flow of computation, providing a faithful architectural backbone that replaces the flawed permutation-invariant aggregation. Second, we introduce function shift learning, a novel objective that decouples the learning problem. Instead of predicting the complex global function directly, our model is trained to predict only the function shift, the discrepancy between the true global function and a simple local approximation that assumes input independence. We validate this paradigm on various circuits modalities, including Register Transfer Level graphs, And-Inverter Graphs and post-mapping netlists. Across a comprehensive suite of benchmarks, TRACE substantially outperforms all prior architectures. These results demonstrate that our architecturally-aligned backbone and decoupled learning objective form a more robust paradigm for the fundamental challenge of learning the functional behavior of a circuit graph.
title TRACE: Learning to Compute on Circuit Graphs
topic Artificial Intelligence
url https://arxiv.org/abs/2509.21886