Imagen de Portada

AxLLM: accelerator architecture for large language models with computation reuse capability

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Ahadi, Soroush, Modarressi, Mehdi, Daneshtalab, Masoud
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture n/a
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

A Customized Memory-aware Architecture for Biological Sequence Alignment
por: Akbari, Nasrin, et al.
Publicado: (2025)

Ultra Low-Power SDM-based Circuit-Switching for Networks-on-Chip
por: Zaeemi, Meysam, et al.
Publicado: (2026)

HALOC-AxA: An Area/-Energy-Efficient Approximate Adder for Image Processing Application
por: Ziad, Hasnain A., et al.
Publicado: (2025)

AxMED: Formal Analysis and Automated Design of Approximate Median Filters using BDDs
por: Mrazek, Vojtech, et al.
Publicado: (2025)

DiffAxE: Diffusion-driven Hardware Accelerator Generation and Design Space Exploration
por: Ghosh, Arkapravo, et al.
Publicado: (2025)

DeepVigor+: Scalable and Accurate Semi-Analytical Fault Resilience Analysis for Deep Neural Network
por: Ahmadilivani, Mohammad Hasan, et al.
Publicado: (2024)

Exploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Accelerators
por: Taheri, Mahdi, et al.
Publicado: (2024)

A comprehensive study on ILP acceleration accounting for sparsity, area, energy, data movement using near-memory architecture
por: Raman, Siddhartha Raman Sundara, et al.
Publicado: (2026)

ObfAx: Obfuscation and IP Piracy Detection in Approximate Circuits
por: Sekanina, Lukas, et al.
Publicado: (2026)

An ECC-based Fault Tolerance Approach for DNNs
por: Raji, Mohsen, et al.
Publicado: (2025)

ABI: A tightly integrated, unified, sparsity-aware, reconfigurable, compute near-register file/cache GPU architecture with light-weight softmax for deep learning, linear algebra, and Ising compute
por: Raman, Siddhartha Raman Sundara, et al.
Publicado: (2026)

Optimization of Armv9 architecture general large language model inference performance based on Llama.cpp
por: Chen, Longhao, et al.
Publicado: (2024)

AxMoE: Characterizing the Impact of Approximate Multipliers on Mixture-of-Experts DNN Architectures
por: Shende, Omkar B, et al.
Publicado: (2026)

Analyzing the capabilities of HLS and RTL tools in the design of an FPGA Montgomery Multiplier
por: Ifrim, Rares, et al.
Publicado: (2025)

Design high-confidence computers using trusted instructional set architecture and emulators
por: Wang, Shuangbao Paul
Publicado: (2025)

Leveraging Recurrent Patterns in Graph Accelerators
por: Rahimi, Masoud, et al.
Publicado: (2025)

A modular architecture for IMU-based data gloves
por: Carfì, Alessandro, et al.
Publicado: (2024)

SAFFIRA: a Framework for Assessing the Reliability of Systolic-Array-Based DNN Accelerators
por: Taheri, Mahdi, et al.
Publicado: (2024)

HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC
por: Valente, Luca, et al.
Publicado: (2022)

Chiplet-Gym: Optimizing Chiplet-based AI Accelerator Design with Reinforcement Learning
por: Mishty, Kaniz, et al.
Publicado: (2024)

Performance evaluation of acceleration of convolutional layers on OpenEdgeCGRA
por: Carpentieri, Nicolò, et al.
Publicado: (2024)

AdAM: Adaptive Fault-Tolerant Approximate Multiplier for Edge DNN Accelerators
por: Taheri, Mahdi, et al.
Publicado: (2024)

How to keep pushing ML accelerator performance? Know your rooflines!
por: Verhelst, Marian, et al.
Publicado: (2025)

Optimizing Layer-Fused Scheduling of Transformer Networks on Multi-accelerator Platforms
por: Colleman, Steven, et al.
Publicado: (2024)

Q3DE: A fault-tolerant quantum computer architecture for multi-bit burst errors by cosmic rays
por: Suzuki, Yasunari, et al.
Publicado: (2024)

Pack my weights and run! Minimizing overheads for in-memory computing accelerators
por: Houshmand, Pouya, et al.
Publicado: (2024)

Agentic-HLS: An agentic reasoning based high-level synthesis system using large language models (AI for EDA workshop 2024)
por: Oztas, Ali Emre, et al.
Publicado: (2024)

IC-D2S: A Hybrid Ising-Classical-Machines Data-Driven QUBO Solver Method
por: Abdollahi, Armin, et al.
Publicado: (2025)

MENAGE: Mixed-Signal Event-Driven Neuromorphic Accelerator for Edge Applications
por: Abdollahi, Armin, et al.
Publicado: (2024)

GRAMC: General-purpose and reconfigurable analog matrix computing architecture
por: Pan, Lunshuai, et al.
Publicado: (2025)

The Bicameral Cache: a split cache for vector architectures
por: Rebolledo, Susana, et al.
Publicado: (2024)

Sustainable operation of research infrastructure for novel computing
por: Stradmann, Yannik, et al.
Publicado: (2025)

On the Impact of ISA Extension on Energy Consumption of I-Cache in Extensible Processors
por: Behboudi, Noushin, et al.
Publicado: (2024)

CIMple: Standard-cell SRAM-based CIM with LUT-based split softmax for attention acceleration
por: Ahn, Bas, et al.
Publicado: (2026)

EA4RCA:Efficient AIE accelerator design framework for Regular Communication-Avoiding Algorithm
por: Zhang, W. B., et al.
Publicado: (2024)

HALO: Hardware-aware quantization with low critical-path-delay weights for LLM acceleration
por: Juneja, Rohan, et al.
Publicado: (2025)

Algorithm-hardware co-design for Energy-Efficient A/D conversion in ReRAM-based accelerators
por: Zhang, Chenguang, et al.
Publicado: (2024)

O-POPE: High-Frequency Pipelined Outer Product based GEMM acceleration with minimal buffering overhead
por: Cammarata, Danilo, et al.
Publicado: (2026)

AxOMaP: Designing FPGA-based Approximate Arithmetic Operators using Mathematical Programming
por: Sahoo, Siva Satyendra, et al.
Publicado: (2023)

Sequential Printed MLP Circuits for Super TinyML Multi-Sensory Applications
por: Saglam, Gurol, et al.
Publicado: (2024)