Image de couverture de livre

FedBit: Accelerating Privacy-Preserving Federated Learning via Bit-Interleaved Packing and Cross-Layer Co-Design

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Meng, Xiangchen, Lyu, Yangdi
Format:	Preprint
Publié:	2025
Sujets:	Cryptography and Security Hardware Architecture Machine Learning
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

HF-NTT: Hazard-Free Dataflow Accelerator for Number Theoretic Transform
par: Meng, Xiangchen, et autres
Publié: (2024)

Bit-Flip Vulnerability of Shared KV-Cache Blocks in LLM Serving Systems
par: Yamamoto, Yuji, et autres
Publié: (2026)

Efficient Layered New Bit-Flipping QC-MDPC Decoder for BIKE Post-Quantum Cryptography
par: Cai, Jiaxuan, et autres
Publié: (2024)

FAULT+PROBE: A Generic Rowhammer-based Bit Recovery Attack
par: Derya, Kemal, et autres
Publié: (2024)

Revealing CNN Architectures via Side-Channel Analysis in Dataflow-based Inference Accelerators
par: Weerasena, Hansika, et autres
Publié: (2023)

BitFlipScope: Scalable Fault Localization and Recovery for Bit-Flip Corruptions in LLMs
par: Karamat, Muhammad Zeeshan, et autres
Publié: (2025)

Thales: Formulating and Estimating Architectural Vulnerability Factors for DNN Accelerators
par: Tyagi, Abhishek, et autres
Publié: (2022)

APINT: A Full-Stack Framework for Acceleration of Privacy-Preserving Inference of Transformers based on Garbled Circuits
par: Cho, Hyunjun, et autres
Publié: (2025)

SafeLight: Enhancing Security in Optical Convolutional Neural Network Accelerators
par: Afifi, Salma, et autres
Publié: (2024)

Tessera: Secure, Near-Line-Rate Weight Streaming for UMA Edge Accelerators
par: Naskar, Animan
Publié: (2026)

2-in-1 Accelerator: Enabling Random Precision Switch for Winning Both Adversarial Robustness and Efficiency
par: Fu, Yonggan, et autres
Publié: (2021)

LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
par: Knechtel, Johann, et autres
Publié: (2026)

LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
par: Wang, Zeng, et autres
Publié: (2024)

μRL: Discovering Transient Execution Vulnerabilities Using Reinforcement Learning
par: Tol, M. Caner, et autres
Publié: (2025)

DL2Fence: Integrating Deep Learning and Frame Fusion for Enhanced Detection and Localization of Refined Denial-of-Service in Large-Scale NoCs
par: Wang, Haoyu, et autres
Publié: (2024)

MiCo: End-to-End Mixed Precision Neural Network Co-Exploration Framework for Edge AI
par: Jiang, Zijun, et autres
Publié: (2025)

GPU Acceleration of TFHE-Based High-Precision Nonlinear Layers for Encrypted LLM Inference
par: Chen, Guoci, et autres
Publié: (2026)

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
par: Wang, Zeng, et autres
Publié: (2025)

Attack on a PUF-based Secure Binary Neural Network
par: Basak, Bijeet, et autres
Publié: (2025)

Breaking On-Chip Communication Anonymity using Flow Correlation Attacks
par: Weerasena, Hansika, et autres
Publié: (2023)

Evasive Hardware Trojan through Adversarial Power Trace
par: Omidi, Behnam, et autres
Publié: (2024)

VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding
par: Wang, Zeng, et autres
Publié: (2025)

IMS: Intelligent Hardware Monitoring System for Secure SoCs
par: Foudhaili, Wadid, et autres
Publié: (2026)

TroLLoc: Logic Locking and Layout Hardening for IC Security Closure against Hardware Trojans
par: Wang, Fangzhou, et autres
Publié: (2024)

Trinity: A General Purpose FHE Accelerator
par: Deng, Xianglong, et autres
Publié: (2024)

BitMoD: Bit-serial Mixture-of-Datatype LLM Acceleration
par: Chen, Yuzong, et autres
Publié: (2024)

BBS: Bi-directional Bit-level Sparsity for Deep Learning Acceleration
par: Chen, Yuzong, et autres
Publié: (2024)

Quantised Neural Network Accelerators for Low-Power IDS in Automotive Networks
par: Khandelwal, Shashwat, et autres
Publié: (2024)

eFPE: Design, Implementation, and Evaluation of a Lightweight Format-Preserving Encryption Algorithm for Embedded Systems
par: Hegde, Nishant Vasantkumar, et autres
Publié: (2025)

Palermo: Improving the Performance of Oblivious Memory using Protocol-Hardware Co-Design
par: Ye, Haojie, et autres
Publié: (2024)

FLASH-FHE: A Heterogeneous Architecture for Fully Homomorphic Encryption Acceleration
par: Zhang, Junxue, et autres
Publié: (2025)

ModSRAM: Algorithm-Hardware Co-Design for Large Number Modular Multiplication in SRAM
par: Ku, Jonathan, et autres
Publié: (2024)

Understanding the Error Sensitivity of Privacy-Aware Computing
par: Mazzanti, Matías, et autres
Publié: (2025)

Confidential LLM Inference: Performance and Cost Across CPU and GPU TEEs
par: Chrapek, Marcin, et autres
Publié: (2025)

SoK: Fully Homomorphic Encryption Accelerators
par: Zhang, Junxue, et autres
Publié: (2022)

OFHE: An Electro-Optical Accelerator for Discretized TFHE
par: Zheng, Mengxin, et autres
Publié: (2024)

Attacking AI Accelerators by Leveraging Arithmetic Properties of Addition
par: Heidary, Masoud, et autres
Publié: (2026)

REDACTOR: eFPGA Redaction for DNN Accelerator Security
par: Baddour, Yazan, et autres
Publié: (2025)

Presto: Hardware Acceleration of Ciphers for Hybrid Homomorphic Encryption
par: Jeon, Yeonsoo, et autres
Publié: (2025)

Reconfigurable Edge Hardware for Intelligent IDS: Systematic Approach
par: Foudhaili, Wadid, et autres
Publié: (2024)