Copertina

AssertFix: Empowering Automated Assertion Fix via Large Language Models

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Lyu, Hongqin, Du, Yunlin, Wang, Yonghao, Chao, Zhiteng, Wang, Tiancheng, Li, Huawei
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

AssertGen: Enhancement of LLM-aided Assertion Generation through Cross-Layer Signal Bridging
di: Lyu, Hongqin, et al.
Pubblicazione: (2025)

AssertMiner: Module-Level Spec Generation and Assertion Mining using Static Analysis Guided LLMs
di: Lyu, Hongqin, et al.
Pubblicazione: (2025)

DeepAssert: An LLM-Aided Verification Framework with Fine-Grained Assertion Generation for Modules with Extracted Module Specifications
di: Wang, Yonghao, et al.
Pubblicazione: (2025)

CoverAssert: Iterative LLM Assertion Generation Driven by Functional Coverage via Syntax-Semantic Representations
di: Wang, Yonghao, et al.
Pubblicazione: (2026)

Arcane: An Assertion Reduction Framework through Semantic Clustering and MCTS-Guided Rule Exploring
di: Lyu, Hongqin, et al.
Pubblicazione: (2026)

Iterative LLM-Based Assertion Generation Using Syntax-Semantic Representations for Functional Coverage-Guided Verification
di: Wang, Yonghao, et al.
Pubblicazione: (2026)

From Indiscriminate to Targeted: Efficient RTL Verification via Functionally Key Signal-Driven LLM Assertion Generation
di: Wang, Yonghao, et al.
Pubblicazione: (2026)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
di: Yan, Zhiyuan, et al.
Pubblicazione: (2024)

AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
di: Fang, Wenji, et al.
Pubblicazione: (2024)

AssertCoder: LLM-Based Assertion Generation via Multimodal Specification Extraction
di: Tian, Enyuan, et al.
Pubblicazione: (2025)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
di: Chao, Zhiteng, et al.
Pubblicazione: (2025)

AssertLLM2: A Comprehensive LLM Benchmark for Assertion Generation from Design Specifications
di: Wu, Yuchao, et al.
Pubblicazione: (2026)

Pecker: Bug Localization Framework for Sequential Designs via Causal Chain Reconstruction
di: Tang, Jiaping, et al.
Pubblicazione: (2026)

Extend IVerilog to Support Batch RTL Fault Simulation
di: Tang, Jiaping, et al.
Pubblicazione: (2025)

Spec2Assertion: Automatic Pre-RTL Assertion Generation using Large Language Models with Progressive Regularization
di: Wu, Fenghua, et al.
Pubblicazione: (2025)

RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
di: Tsai, Yun-Da, et al.
Pubblicazione: (2023)

RTLSeek: Boosting the LLM-Based RTL Generation with Multi-Stage Diversity-Oriented Reinforcement Learning
di: Zhang, Xinyu, et al.
Pubblicazione: (2026)

Insights from Rights and Wrongs: A Large Language Model for Solving Assertion Failures in RTL Design
di: Zhou, Jie, et al.
Pubblicazione: (2025)

AutoVeriFix+: High-Correctness RTL Generation via Trace-Aware Causal Fix and Semantic Redundancy Pruning
di: Tan, Yan, et al.
Pubblicazione: (2026)

AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code
di: Tan, Yan, et al.
Pubblicazione: (2025)

Fixed and Movable Antenna Technology for 6G Integrated Sensing and Communication
di: Zeng, Yong, et al.
Pubblicazione: (2024)

LLMulator: Generalizable Cost Modeling for Dataflow Accelerators with Input-Adaptive Control Flow
di: Chang, Kaiyan, et al.
Pubblicazione: (2025)

InF-ATPG: Intelligent FFR-Driven ATPG with Advanced Circuit Representation Guided Reinforcement Learning
di: Sun, Bin, et al.
Pubblicazione: (2025)

Fixed-Throughput GRAND with FIFO Scheduling
di: Christen, Filippo, et al.
Pubblicazione: (2025)

Lifecycle Cost-Effectiveness Modeling for Redundancy-Enhanced Multi-Chiplet Architectures
di: Liu, Zizhen, et al.
Pubblicazione: (2026)

Graphitron: A Domain Specific Language for FPGA-based Graph Processing Accelerator Generation
di: Zhang, Xinmiao, et al.
Pubblicazione: (2024)

AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design
di: Chen, Weiyu, et al.
Pubblicazione: (2025)

NeuroBlend: Towards Low-Power yet Accurate Neural Network-Based Inference Engine Blending Binary and Fixed-Point Convolutions
di: Fayyazi, Arash, et al.
Pubblicazione: (2023)

HLSPilot: LLM-based High-Level Synthesis
di: Xiong, Chenwei, et al.
Pubblicazione: (2024)

Adaptive Cache Pollution Control for Large Language Model Inference Workloads Using Temporal CNN-Based Prediction and Priority-Aware Replacement
di: Liu, Songze, et al.
Pubblicazione: (2025)

AnalogMaster: Large Language Model-based Automated Analog IC Design Framework from Image to Layout
di: Qin, Xian Rong, et al.
Pubblicazione: (2026)

CODO: An Automated Compiler for Comprehensive Dataflow Optimization
di: Zhang, Weichuang, et al.
Pubblicazione: (2026)

SpeedLLM: An FPGA Co-design of Large Language Model Inference Accelerator
di: Wang, Peipei, et al.
Pubblicazione: (2025)

Large Processor Chip Model
di: Chang, Kaiyan, et al.
Pubblicazione: (2025)

HPIM: Heterogeneous Processing-In-Memory-based Accelerator for Large Language Models Inference
di: Duan, Cenlin, et al.
Pubblicazione: (2025)

ReaLM: Reliable and Efficient Large Language Model Inference with Statistical Algorithm-Based Fault Tolerance
di: Xie, Tong, et al.
Pubblicazione: (2025)

A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs
di: Dang, Peng, et al.
Pubblicazione: (2024)

SimulatorCoder: DNN Accelerator Simulator Code Generation and Optimization via Large Language Models
di: Xia, Yuhuan, et al.
Pubblicazione: (2026)

GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models
di: Fu, Yonggan, et al.
Pubblicazione: (2023)

LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation
di: Zhong, Ruizhe, et al.
Pubblicazione: (2023)