Copertina

Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Zhao, Hongwei, Lapotre, Vianney, Gogniat, Guy
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

A Multicast-Capable AXI Crossbar for Many-core Machine Learning Accelerators
di: Colagrande, Luca, et al.
Pubblicazione: (2025)

Towards Reliable Systems: A Scalable Approach to AXI4 Transaction Monitoring
di: Liang, Chaoqun, et al.
Pubblicazione: (2025)

AXI4MLIR: User-Driven Automatic Host Code Generation for Custom AXI-Based Accelerators
di: Agostini, Nicolas Bohm, et al.
Pubblicazione: (2023)

AXI-REALM: Safe, Modular and Lightweight Traffic Monitoring and Regulation for Heterogeneous Mixed-Criticality Systems
di: Benz, Thomas, et al.
Pubblicazione: (2025)

FlooNoC: A 645 Gbps/link 0.15 pJ/B/hop Open-Source NoC with Wide Physical Links and End-to-End AXI4 Parallel Multi-Stream Support
di: Fischer, Tim, et al.
Pubblicazione: (2024)

ChipLight: Cross-Layer Optimization of Chiplet Design with Optical Interconnects for LLM Training
di: Bai, Kangbo, et al.
Pubblicazione: (2026)

Nail: Not Another Fault-Injection Framework for Chisel-generated RTL
di: Sehm, Robin, et al.
Pubblicazione: (2025)

LinkBo: An Adaptive Single-Wire, Low-Latency, and Fault-Tolerant Communications Interface for Variable-Distance Chip-to-Chip Systems
di: Ye, Bochen, et al.
Pubblicazione: (2025)

Oobleck: Low-Compromise Design for Fault Tolerant Accelerators
di: Wilks, Guy, et al.
Pubblicazione: (2025)

Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators
di: Masar, Filip, et al.
Pubblicazione: (2025)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
di: Wang, Zhao, et al.
Pubblicazione: (2021)

FsimNNs: An Open-Source Graph Neural Network Platform for SEU Simulation-based Fault Injection
di: Lu, Li, et al.
Pubblicazione: (2025)

A 0.96pJ/SOP, 30.23K-neuron/mm^2 Heterogeneous Neuromorphic Chip With Fullerene-like Interconnection Topology for Edge-AI Computing
di: Zhou, P. J., et al.
Pubblicazione: (2024)

Designing Reconfigurable Interconnection Network of Heterogeneous Chiplets Using Kalman Filter
di: Biglari, Siamak, et al.
Pubblicazione: (2024)

Large Processor Chip Model
di: Chang, Kaiyan, et al.
Pubblicazione: (2025)

Link Quality Aware Pathfinding for Chiplet Interconnects
di: Yen, Aaron, et al.
Pubblicazione: (2026)

A Hybrid Delay Model for Interconnected Multi-Input Gates
di: Ferdowsi, Arman, et al.
Pubblicazione: (2024)

PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies
di: Iff, Patrick, et al.
Pubblicazione: (2025)

Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
di: Harlikar, Pracheta, et al.
Pubblicazione: (2025)

Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs
di: Wang, Xiaoke, et al.
Pubblicazione: (2026)

Corrigendum to: A Systematic Study of DDR4 DRAM Faults in the Field
di: Beigi, Majed Valad, et al.
Pubblicazione: (2024)

CRAFT: Characterizing and Root-Causing Fault Injection Threats at Pre-Silicon
di: Malik, Arsalan Ali, et al.
Pubblicazione: (2025)

Laser Fault Injection Attacks against Radiation Tolerant TMR Registers
di: Petryk, Dmytro, et al.
Pubblicazione: (2024)

A Linear-Time Algorithm for Steady-State Analysis of Electromigration in General Interconnects
di: Shohel, Mohammad Abdullah Al, et al.
Pubblicazione: (2021)

ResiLogic: Leveraging Composability and Diversity to Design Fault and Intrusion Resilient Chips
di: Sheikh, Ahmad T., et al.
Pubblicazione: (2024)

relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
di: Rogenmoser, Michael, et al.
Pubblicazione: (2025)

Best Practices for Large Load Interconnections: A North American Perspective on Data Centers
di: Zahedi, Rafi, et al.
Pubblicazione: (2026)

SPRING: Systematic Profiling of Randomly Interconnected Neural Networks Generated by HLS
di: Shi, Rui, et al.
Pubblicazione: (2025)

Improving Injection-Throttling Mechanisms for Congestion Control for Data-center and Supercomputer Interconnects
di: Olmedilla, Cristina, et al.
Pubblicazione: (2025)

Switch-Less Dragonfly on Wafers: A Scalable Interconnection Architecture based on Wafer-Scale Integration
di: Feng, Yinxiao, et al.
Pubblicazione: (2024)

On the Impact of Intra-node Communication in the Performance of Supercomputer and Data Center Interconnection Networks
di: Tarraga-Moreno, Joaquin, et al.
Pubblicazione: (2025)

PipeOrgan: Efficient Inter-operation Pipelining with Flexible Spatial Organization and Interconnects
di: Garg, Raveesh, et al.
Pubblicazione: (2024)

Rainbow: A Composable Coherence Protocol for Multi-Chip Servers
di: Menezo, Lucia G., et al.
Pubblicazione: (2020)

WIP: Turning Fake Chips into Learning Opportunities
di: Mehraban, Haniye, et al.
Pubblicazione: (2025)

The BrainScaleS-2 multi-chip system: Interconnecting continuous-time neuromorphic compute substrates
di: Ilmberger, Joscha, et al.
Pubblicazione: (2025)

PICNIC: Silicon Photonic Interconnected Chiplets with Computational Network and In-memory Computing for LLM Inference Acceleration
di: Chong, Yue Jiet, et al.
Pubblicazione: (2025)

Scalable and Efficient Intra- and Inter-node Interconnection Networks for Post-Exascale Supercomputers and Data centers
di: Tarraga-Moreno, Joaquin, et al.
Pubblicazione: (2025)

Improving Chip Design Enablement for Universities in Europe -- A Position Paper
di: Krupp, Lukas, et al.
Pubblicazione: (2025)

HFRWKV: A High-Performance Fully On-Chip Hardware Accelerator for RWKV
di: Shijie, Liu, et al.
Pubblicazione: (2026)

Triangel: A High-Performance, Accurate, Timely On-Chip Temporal Prefetcher
di: Ainsworth, Sam, et al.
Pubblicazione: (2024)