Copertina

EEsizer: LLM-Based AI Agent for Sizing of Analog and Mixed Signal Circuit

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Liu, Chang, Chitnis, Danial
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Machine Learning Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

LLM-based AI Agent for Sizing of Analog and Mixed Signal Circuit
di: Liu, Chang, et al.
Pubblicazione: (2025)

EEspice: A Modular Circuit Simulation Platform with Parallel Device Model Evaluation via Graph Coloring
di: Bao, Xuanhao, et al.
Pubblicazione: (2026)

Graph Neural Networks Based Analog Circuit Link Prediction
di: Pan, Guanyuan, et al.
Pubblicazione: (2025)

AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies
di: Gao, Jian, et al.
Pubblicazione: (2025)

AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing
di: Ahmadzadeh, Mohsen, et al.
Pubblicazione: (2025)

ZeroSim: Zero-Shot Analog Circuit Evaluation with Unified Transformer Embeddings
di: Yang, Xiaomeng, et al.
Pubblicazione: (2025)

AnalogSAGE: Self-evolving Analog Design Multi-Agents with Stratified Memory and Grounded Experience
di: Wang, Zining, et al.
Pubblicazione: (2025)

LaMAGIC2: Advanced Circuit Formulations for Language Model-Based Analog Topology Generation
di: Chang, Chen-Chia, et al.
Pubblicazione: (2025)

ARTEMIS: A Mixed Analog-Stochastic In-DRAM Accelerator for Transformer Neural Networks
di: Afifi, Salma, et al.
Pubblicazione: (2024)

A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA
di: Fang, Wenji, et al.
Pubblicazione: (2025)

EEschematic: Multimodal-LLM Based AI Agent for Schematic Generation of Analog Circuit
di: Liu, Chang, et al.
Pubblicazione: (2025)

LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits
di: Chang, Chen-Chia, et al.
Pubblicazione: (2024)

AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design
di: Mehradfar, Asal, et al.
Pubblicazione: (2024)

AnalogNAS-Bench: A NAS Benchmark for Analog In-Memory Computing
di: Bessalah, Aniss, et al.
Pubblicazione: (2025)

LLM-USO: Large Language Model-based Universal Sizing Optimizer
di: S, Karthik Somayaji N., et al.
Pubblicazione: (2025)

Supervised Learning for Analog and RF Circuit Design: Benchmarks and Comparative Insights
di: Mehradfar, Asal, et al.
Pubblicazione: (2025)

ShortCircuit: AlphaZero-Driven Circuit Design
di: Tsaras, Dimitrios, et al.
Pubblicazione: (2024)

CircuitVAE: Efficient and Scalable Latent Circuit Optimization
di: Song, Jialin, et al.
Pubblicazione: (2024)

Kernel Approximation using Analog In-Memory Computing
di: Büchel, Julian, et al.
Pubblicazione: (2024)

FGMP: Fine-Grained Mixed-Precision Weight and Activation Quantization for Hardware-Accelerated LLM Inference
di: Hooper, Coleman, et al.
Pubblicazione: (2025)

Analog Bayesian neural networks are insensitive to the shape of the weight distribution
di: Patel, Ravi G., et al.
Pubblicazione: (2025)

An FPGA-Based Accelerator Enabling Efficient Support for CNNs with Arbitrary Kernel Sizes
di: Wang, Miaoxin, et al.
Pubblicazione: (2024)

GENIE-ASI: Generative Instruction and Executable Code for Analog Subcircuit Identification
di: Pham, Phuoc, et al.
Pubblicazione: (2025)

Learning-driven Physically-aware Large-scale Circuit Gate Sizing
di: Ye, Yuyang, et al.
Pubblicazione: (2024)

MiCo: End-to-End Mixed Precision Neural Network Co-Exploration Framework for Edge AI
di: Jiang, Zijun, et al.
Pubblicazione: (2025)

The Cost of Dynamic Reasoning: Demystifying AI Agents and Test-Time Scaling from an AI Infrastructure Perspective
di: Kim, Jiin, et al.
Pubblicazione: (2025)

An Analog and Digital Hybrid Attention Accelerator for Transformers with Charge-based In-memory Computing
di: Moradifirouzabadi, Ashkan, et al.
Pubblicazione: (2024)

Hardware-Software Co-Design of Scalable, Energy-Efficient Analog Recurrent Computations
di: Fyon, Arthur, et al.
Pubblicazione: (2026)

A 65nm 8b-Activation 8b-Weight SRAM-Based Charge-Domain Computing-in-Memory Macro Using A Fully-Parallel Analog Adder Network and A Single-ADC Interface
di: Yin, Guodong, et al.
Pubblicazione: (2022)

LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generation
di: Chen, Guojin, et al.
Pubblicazione: (2024)

PICBench: Benchmarking LLMs for Photonic Integrated Circuits Design
di: Wu, Yuchao, et al.
Pubblicazione: (2025)

Circuit Transformer: A Transformer That Preserves Logical Equivalence
di: Li, Xihan, et al.
Pubblicazione: (2024)

GraCo -- A Graph Composer for Integrated Circuits
di: Uhlich, Stefan, et al.
Pubblicazione: (2024)

From LLM to Silicon: RL-Driven ASIC Architecture Exploration for On-Device AI Inference
di: Ganti, Ravindra, et al.
Pubblicazione: (2026)

GenEDA: Towards Generative Netlist Functional Reasoning via Cross-Modal Circuit Encoder-Decoder Alignment
di: Fang, Wenji, et al.
Pubblicazione: (2025)

MixDiT: Accelerating Image Diffusion Transformer Inference with Mixed-Precision MX Quantization
di: Kim, Daeun, et al.
Pubblicazione: (2025)

DE-HNN: An effective neural model for Circuit Netlist representation
di: Luo, Zhishang, et al.
Pubblicazione: (2024)

DeepSeq2: Enhanced Sequential Circuit Learning with Disentangled Representations
di: Khan, Sadaf, et al.
Pubblicazione: (2024)

An Efficient Data Reuse with Tile-Based Adaptive Stationary for Transformer Accelerators
di: Li, Tseng-Jen, et al.
Pubblicazione: (2025)

DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale
di: Zheng, Ziyang, et al.
Pubblicazione: (2025)