Image de couverture de livre

Multiplier-free In-Memory Vector-Matrix Multiplication Using Distributed Arithmetic

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Zeller, Felix, Reuben, John, Fey, Dietmar
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture Neural and Evolutionary Computing B.3; B.7; I.4
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Minimal Neuron Circuits -- Part I: Resonators
par: Nabil, Amr, et autres
Publié: (2025)

Minimal Neuron Circuits: Bursters
par: Nabil, Amr, et autres
Publié: (2025)

SPICEMixer - Netlist-Level Circuit Evolution
par: Uhlich, Stefan, et autres
Publié: (2025)

Explicit Sign-Magnitude Encoders Enable Power-Efficient Multipliers
par: Arnold, Felix, et autres
Publié: (2025)

Memory Wall is not gone: A Critical Outlook on Memory Architecture in Digital Neuromorphic Computing
par: Yousefzadeh, Amirreza, et autres
Publié: (2026)

SAGA: Synthesis Augmentation with Genetic Algorithms for In-Memory Sequence Optimization
par: Robins, Andey, et autres
Publié: (2024)

A Deep Neural Network Deployment Based on Resistive Memory Accelerator Simulation
par: Maram, Tejaswanth Reddy, et autres
Publié: (2023)

Wet TinyML: Chemical Neural Network Using Gene Regulation and Cell Plasticity
par: Somathilaka, Samitha, et autres
Publié: (2024)

A 0.5-V Linear Neuromorphic Voltage-to-Spike Encoder Using a Bulk-Driven Transconductor
par: Akbari, Meysam, et autres
Publié: (2026)

Catwalk: Unary Top-K for Efficient Ramp-No-Leak Neuron Design for Temporal Neural Networks
par: Lister, Devon, et autres
Publié: (2025)

NeuroFlex: Column-Exact ANN-SNN Co-Execution Accelerator with Cost-Guided Scheduling
par: Manjunath, Varun, et autres
Publié: (2025)

SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
par: Gunawardana, Kanishka, et autres
Publié: (2026)

Hardware-Friendly Implementation of Physical Reservoir Computing with CMOS-based Time-domain Analog Spiking Neurons
par: Kimura, Nanako, et autres
Publié: (2024)

ReLANCE: A Resource-Efficient Low-Latency Cortical Neural Acceleration Engine
par: Kumar, Sonu, et autres
Publié: (2025)

Functional Stability of Software-Hardware Neural Network Implementation The NeuroComp Project
par: Oleksii, Bychkov, et autres
Publié: (2025)

Darwin3: A large-scale neuromorphic chip with a Novel ISA and On-Chip Learning
par: Ma, De, et autres
Publié: (2023)

Automated Placement of Analog Integrated Circuits using Priority-based Constructive Heuristic
par: Grus, Josef, et autres
Publié: (2024)

An Efficient Multicast Addressing Encoding Scheme for Multi-Core Neuromorphic Processors
par: Su, Zhe, et autres
Publié: (2024)

FlexNN: A Dataflow-aware Flexible Deep Learning Accelerator for Energy-Efficient Edge Devices
par: Raha, Arnab, et autres
Publié: (2024)

Variability-Aware Approximate Circuit Synthesis via Genetic Optimization
par: Balaskas, Konstantinos, et autres
Publié: (2023)

YANA: Bridging the Neuromorphic Simulation-to-Hardware Gap
par: Pachideh, Brian, et autres
Publié: (2026)

RAMAN: Resource-efficient ApproxiMate Posit Processing for Algorithm-Hardware Co-desigN
par: Khan, Mohd Faisal, et autres
Publié: (2025)

A Quarter of a Century of Neuromorphic Architectures on FPGAs -- an Overview
par: Szczerek, Wiktor J., et autres
Publié: (2025)

Spiking Transformer Hardware Accelerators in 3D Integration
par: Xu, Boxun, et autres
Publié: (2024)

A Reconfigurable Stream-Based FPGA Accelerator for Bayesian Confidence Propagation Neural Networks
par: Hafiz, Muhammad Ihsan Al, et autres
Publié: (2025)

E2ATST: A Temporal-Spatial Optimized Energy-Efficient Architecture for Training Spiking Transformer
par: Ma, Yunhao, et autres
Publié: (2025)

Flexi-NeurA: A Configurable Neuromorphic Accelerator with Adaptive Bit-Precision Exploration for Edge SNNs
par: Farahani, Mohammad, et autres
Publié: (2026)

Core Placement Optimization of Many-core Brain-Inspired Near-Storage Systems for Spiking Neural Network Training
par: Zhu, Xueke, et autres
Publié: (2024)

IzhiRISC-V -- a RISC-V-based Processor with Custom ISA Extension for Spiking Neuron Networks Processing with Izhikevich Neurons
par: Szczerek, Wiktor J., et autres
Publié: (2025)

Reducing ADC Front-end Costs During Training of On-sensor Printed Multilayer Perceptrons
par: Afentaki, Florentia, et autres
Publié: (2024)

A Case for Hypergraphs to Model and Map SNNs on Neuromorphic Hardware
par: Ronzani, Marco, et autres
Publié: (2026)

Hardware-Aware Model Design and Training of Silicon-based Analog Neural Networks
par: Filippeschi, Giulio, et autres
Publié: (2025)

HENNC: Hardware Engine for Artificial Neural Network-based Chaotic Oscillators
par: Vaziri, Mobin, et autres
Publié: (2024)

UniSpike: Accelerating Spiking Neural Networks on Neuromorphic Systems via Eliminating Address Redundancy
par: Xing, Qinghui, et autres
Publié: (2026)

EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration
par: Zhang, Haoyi, et autres
Publié: (2024)

TokenStack: A Heterogeneous HBM-PIM Architecture and Runtime for Efficient LLM Inference
par: Li, Zhuoran, et autres
Publié: (2026)

First Demonstration of Second-order Training of Deep Neural Networks with In-memory Analog Matrix Computing
par: Zhang, Saitao, et autres
Publié: (2025)

Trilinear Compute-in-Memory Architecture for Energy-Efficient Transformer Acceleration
par: Mia, Md Zesun Ahmed, et autres
Publié: (2026)

Optimal Gradient Checkpointing for Sparse and Recurrent Architectures using Off-Chip Memory
par: Bencheikh, Wadjih, et autres
Publié: (2024)

SRAM-Based Compute-in-Memory Accelerator for Linear-decay Spiking Neural Networks
par: Shang, Hongyang, et autres
Publié: (2026)