3D Electronic-Photonic Heterogenous Interconnect Platforms Enabling Energy-Efficient Scalable Architectures For Future HPC Systems

Documenti analoghi

• High Performance Three-Terminal Thyristor RAM with a P+/P/N/P/N/N+ Doping Profile on a Silicon-Photonic CMOS Platform
  di: Lee, Changseob, et al.
  Pubblicazione: (2024)
• X-MoE: Enabling Scalable Training for Emerging Mixture-of-Experts Architectures on HPC Platforms
  di: Yuan, Yueming, et al.
  Pubblicazione: (2025)
• Leveraging Photonic Interconnects for Scalable and Efficient Fully Homomorphic Encryption
  di: Saiham, Dewan, et al.
  Pubblicazione: (2025)
• Mixed Precision Photonic Computing with 3D Electronic-Photonic Integrated Circuits
  di: Charalampous, Georgios, et al.
  Pubblicazione: (2025)
• Characterizing the Impact of Congestion in Modern HPC Interconnects
  di: Piarulli, Lorenzo, et al.
  Pubblicazione: (2026)