Imagen de Portada

DeepV: A Model-Agnostic Retrieval-Augmented Framework for Verilog Code Generation with a High-Quality Knowledge Base

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Ibnat, Zahin, Calzada, Paul E., Ihtemam, Rasin Mohammed, Saha, Sujan Kumar, Zhou, Jingbo, Farahmandi, Farimah, Tehranipoor, Mark
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture Artificial Intelligence
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation
por: Calzada, Paul E., et al.
Publicado: (2025)

SVAgent: AI Agent for Hardware Security Verification Assertion
por: Guo, Rui, et al.
Publicado: (2025)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
por: Roy, Prithwish Basu, et al.
Publicado: (2025)

EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
por: Guo, Ping, et al.
Publicado: (2025)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
por: Niu, Juxin, et al.
Publicado: (2025)

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code
por: Hemadri, Raghu Vamshi, et al.
Publicado: (2025)

ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model
por: Qin, Haiyan, et al.
Publicado: (2025)

VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation
por: Tan, Yan, et al.
Publicado: (2026)

Exploring the Agentic Frontier of Verilog Code Generation
por: Yubeaton, Patrick, et al.
Publicado: (2026)

AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code
por: Tan, Yan, et al.
Publicado: (2025)

TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog
por: Abdollahi, Armin, et al.
Publicado: (2026)

HDLFORGE: A Two-Stage Multi-Agent Framework for Efficient Verilog Code Generation with Adaptive Model Escalation
por: Abdollahi, Armin, et al.
Publicado: (2026)

QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generation
por: Zhu, Yaoyu, et al.
Publicado: (2025)

Python-based DSL for generating Verilog model of Synchronous Digital Circuits
por: Datar, Mandar, et al.
Publicado: (2024)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
por: Collini, Luca, et al.
Publicado: (2026)

MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs
por: Abdelatty, Manar, et al.
Publicado: (2024)

Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead
por: Yang, Guang, et al.
Publicado: (2025)

Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning
por: Wang, Ning, et al.
Publicado: (2024)

HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers
por: Yang, Yiyao, et al.
Publicado: (2025)

AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs
por: Gao, Mingzhe, et al.
Publicado: (2024)

LintLLM: An Open-Source Verilog Linting Framework Based on Large Language Models
por: Fang, Zhigang, et al.
Publicado: (2025)

VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency
por: Zhao, Zhuorui, et al.
Publicado: (2025)

Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
por: Pinckney, Nathaniel, et al.
Publicado: (2024)

Speculative Decoding for Verilog: Speed and Quality, All in One
por: Xu, Changran, et al.
Publicado: (2025)

Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
por: Fang, Wenji, et al.
Publicado: (2024)

SecFSM: Knowledge Graph-Guided Verilog Code Generation for Secure Finite State Machines in Systems-on-Chip
por: Hu, Ziteng, et al.
Publicado: (2025)

LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models
por: Thorat, Kiran, et al.
Publicado: (2025)

CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair
por: Liu, Mingjie, et al.
Publicado: (2024)

VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding
por: Wang, Zeng, et al.
Publicado: (2025)

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
por: Wang, Zeng, et al.
Publicado: (2025)

QiMeng-SALV: Signal-Aware Learning for Verilog Code Generation
por: Zhang, Yang, et al.
Publicado: (2025)

The Cream Rises to the Top: Efficient Reranking Method for Verilog Code Generation
por: Yang, Guang, et al.
Publicado: (2025)

VFlow: Discovering Optimal Agentic Workflows for Verilog Generation
por: Wei, Yangbo, et al.
Publicado: (2025)

VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair
por: Qi, Haomin, et al.
Publicado: (2025)

Towards Understanding Systems Trade-offs in Retrieval-Augmented Generation Model Inference
por: Shen, Michael, et al.
Publicado: (2024)

MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
por: Zhang, Yongan, et al.
Publicado: (2024)

DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model
por: Liu, Yi, et al.
Publicado: (2025)

RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs
por: Jin, Pengwei, et al.
Publicado: (2025)

Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation
por: Chang, Kaiyan, et al.
Publicado: (2024)

Location is Key: Leveraging Large Language Model for Functional Bug Localization in Verilog
por: Yao, Bingkun, et al.
Publicado: (2024)