Accelerating vRAN and O-RAN with SIMD: Architectural Perspectives and Performance Evaluation
Fuente:
arXiv
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Preprint |
| Veröffentlicht: |
2025
|
| Schlagworte: | |
| Online-Zugang: | |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| _version_ | 1866908584235761664 |
|---|---|
| author | Park, Jaebum Chae, Chan-Byoung Heath Jr, Robert W. |
| author_facet | Park, Jaebum Chae, Chan-Byoung Heath Jr, Robert W. |
| contents | The evolution of radio access networks (RANs) toward virtualization and openness creates new opportunities for flexible, cost-effective, and high-performance deployments. Achieving real-time and energy-efficient baseband processing on commercial off-the-shelf platforms, however, remains a critical challenge. This article explores how single instruction multiple data (SIMD) architectures can accelerate RAN workloads. We first outline why key physical-layer functions, such as channel estimation, multiple-input multiple-output (MIMO) detection, and forward error correction, are well aligned with SIMD's data-level parallelism. We then present practical design guidelines and prototype results, showing significant improvements in throughput and energy efficiency compared to conventional CPU-only processing, while retaining programmability and ease of integration. Finally, we discuss open challenges in workload balancing and hardware heterogeneity, and highlight the role of SIMD as an enabling technology for flexible, efficient, and sustainable 6G-ready RANs. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2510_07843 |
| institution | arXiv |
| publishDate | 2025 |
| record_format | arxiv |
| spellingShingle | Accelerating vRAN and O-RAN with SIMD: Architectural Perspectives and Performance Evaluation Park, Jaebum Chae, Chan-Byoung Heath Jr, Robert W. Signal Processing The evolution of radio access networks (RANs) toward virtualization and openness creates new opportunities for flexible, cost-effective, and high-performance deployments. Achieving real-time and energy-efficient baseband processing on commercial off-the-shelf platforms, however, remains a critical challenge. This article explores how single instruction multiple data (SIMD) architectures can accelerate RAN workloads. We first outline why key physical-layer functions, such as channel estimation, multiple-input multiple-output (MIMO) detection, and forward error correction, are well aligned with SIMD's data-level parallelism. We then present practical design guidelines and prototype results, showing significant improvements in throughput and energy efficiency compared to conventional CPU-only processing, while retaining programmability and ease of integration. Finally, we discuss open challenges in workload balancing and hardware heterogeneity, and highlight the role of SIMD as an enabling technology for flexible, efficient, and sustainable 6G-ready RANs. |
| title | Accelerating vRAN and O-RAN with SIMD: Architectural Perspectives and Performance Evaluation |
| topic | Signal Processing |
| url | https://arxiv.org/abs/2510.07843 |