Cover Image

Systematic Assessment of Cache Timing Vulnerabilities on RISC-V Processors

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Austa, Cédrick, Mühlberg, Jan Tobias, Dricot, Jean-Michel
Format:	Preprint
Published:	2025
Subjects:	Cryptography and Security
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Synthesizing Hardware-Software Leakage Contracts for RISC-V Open-Source Processors
by: Mohr, Gideon, et al.
Published: (2024)

Synthesis of Sound and Precise Leakage Contracts for Open-Source RISC-V Processors
by: Wang, Zilong, et al.
Published: (2025)

CryptRISC: A Secure RISC-V Processor for High-Performance Cryptography with Power Side-Channel Protection
by: Srivastava, Amisha, et al.
Published: (2026)

Mon CHÉRI: Mitigating Uninitialized Memory Access with Conditional Capabilities
by: Gülmez, Merve, et al.
Published: (2024)

Do we still need canaries in the coal mine? Measuring shadow stack effectiveness in countering stack smashing
by: Depuydt, Hugo, et al.
Published: (2024)

SimFuzz: Similarity-guided Block-level Mutation for RISC-V Processor Fuzzing
by: Lyu, Hao, et al.
Published: (2026)

Friend or Foe Inside? Exploring In-Process Isolation to Maintain Memory Safety for Unsafe Rust
by: Gülmez, Merve, et al.
Published: (2023)

WhisperFuzz: White-Box Fuzzing for Detecting and Locating Timing Vulnerabilities in Processors
by: Borkar, Pallavi, et al.
Published: (2024)

Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study
by: Imtiaz, Sharjeel, et al.
Published: (2025)

Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
by: Pham, Anh Kiet, et al.
Published: (2026)

Exploring Privacy and Security as Drivers for Environmental Sustainability in Cloud-Based Office Solutions
by: Kayembe, Jason, et al.
Published: (2025)

Targeted Adversarial Traffic Generation : Black-box Approach to Evade Intrusion Detection Systems in IoT Networks
by: Debicha, Islam, et al.
Published: (2026)

ACE: Confidential Computing for Embedded RISC-V Systems
by: Ozga, Wojciech, et al.
Published: (2025)

Dorami: Privilege Separating Security Monitor on RISC-V TEEs
by: Kuhne, Mark, et al.
Published: (2024)

Addendum: Systematic Evaluation of Randomized Cache Designs against Cache Occupancy
by: Chakraborty, Anirban, et al.
Published: (2025)

DeTRAP: RISC-V Return Address Protection With Debug Triggers
by: Richter, Isaac, et al.
Published: (2024)

Hardware-based stack buffer overflow attack detection on RISC-V architectures
by: Chenet, Cristiano Pegoraro, et al.
Published: (2024)

On Securing the Software Development Lifecycle in IoT RISC-V Trusted Execution Environments
by: Wilde, Annika, et al.
Published: (2026)

Efficient RL-based Cache Vulnerability Exploration by Penalizing Useless Agent Actions
by: Nakanishi, Kanato, et al.
Published: (2025)

RISecure-PUF: Multipurpose PUF-Driven Security Extensions with Lookaside Buffer in RISC-V
by: Chen, Chenghao, et al.
Published: (2024)

R5Detect: Detecting Control-Flow Attacks from Standard RISC-V Enclaves
by: Bove, Davide, et al.
Published: (2024)

Branch Landing: Bloom Filter-Based Source Authorization for Forward-Edge CFI on RISC-V
by: Wu, You, et al.
Published: (2026)

External entropy supply for IoT devices employing a RISC-V Trusted Execution Environment
by: Paju, Arttu, et al.
Published: (2026)

Systematic Evaluation of Randomized Cache Designs against Cache Occupancy
by: Chakraborty, Anirban, et al.
Published: (2023)

A Systematization of Security Vulnerabilities in Computer Use Agents
by: Jones, Daniel, et al.
Published: (2025)

RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
by: Pinto, Sandro, et al.
Published: (2024)

From Similarity to Vulnerability: Key Collision Attack on LLM Semantic Caching
by: Zhang, Zhixiang, et al.
Published: (2026)

Vulnerability Assessment Combining CVSS Temporal Metrics and Bayesian Networks
by: Perone, Stefano, et al.
Published: (2025)

QuiLL: An LLM-Based Vulnerability Assessment Framework for the Wild
by: Safdar, Rijha, et al.
Published: (2025)

The Fault in Our Drafts: Vulnerabilities in RPKI Specification and Software
by: Jacobsen, Oliver, et al.
Published: (2026)

Random and Safe Cache Architecture to Defeat Cache Timing Attacks
by: Hu, Guangyuan, et al.
Published: (2023)

BackCache: Mitigating Contention-Based Cache Timing Attacks by Hiding Cache Line Evictions
by: Wang, Quancheng, et al.
Published: (2023)

SAILOR: A Scalable and Energy-Efficient Ultra-Lightweight RISC-V for IoT Security
by: Ewert, Christian, et al.
Published: (2026)

BETA: Automated Black-box Exploration for Timing Attacks in Processors
by: Chen, Congcong, et al.
Published: (2024)

Predicting IoT Device Vulnerability Fix Times with Survival and Failure Time Models
by: A, Carlos A Rivera, et al.
Published: (2025)

PermuteV: A Performant Side-channel-Resistant RISC-V Core Securing Edge AI Inference
by: Narkthong, Nuntipat, et al.
Published: (2025)

Can Transformer Memory Be Corrupted? Investigating Cache-Side Vulnerabilities in Large Language Models
by: Hossain, Elias, et al.
Published: (2025)

Virtual Reality and Augmented Reality Security: A Reconnaissance and Vulnerability Assessment Approach
by: Dastgerdy, Sarina
Published: (2024)

Excavating Vulnerabilities Lurking in Multi-Factor Authentication Protocols: A Systematic Security Analysis
by: Wee, Ang Kok, et al.
Published: (2024)

Towards a Functionally Complete and Parameterizable TFHE Processor
by: Häusler, Valentin Reyes, et al.
Published: (2025)