Skip to content
VuFind
  • Login
    • English
    • Deutsch
    • Español
    • Français
    • Italiano
Advanced
  • Cite this
  • Text this
  • Email this
  • Print
  • Export Record
    • Export to RefWorks
    • Export to EndNoteWeb
    • Export to EndNote
  • Save to List
  • Permanent link
Cover Image

Saved in:
Bibliographic Details
Main Authors: Ottaviano, Alessandro, Meli, Andrino, Scheffler, Paul, Bambini, Giovanni, Balas, Robert, Rossi, Davide, Bartolini, Andrea, Benini, Luca
Format: Preprint
Published: 2025
Subjects:
Distributed, Parallel, and Cluster Computing
Online Access:https://arxiv.org/abs/2510.09163
Tags: Add Tag
No Tags, Be the first to tag this record!
  • Holdings
  • Description
  • Table of Contents
  • Comments
  • Similar Items
  • Staff View

Internet

https://arxiv.org/abs/2510.09163

Similar Items

  • ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
    by: Ottaviano, Alessandro, et al.
    Published: (2023)
  • Modeling and Controlling Many-Core HPC Processors: an Alternative to PID and Moving Average Algorithms
    by: Bambini, Giovanni, et al.
    Published: (2024)
  • SentryCore: A RISC-V Co-Processor System for Safe, Real-Time Control Applications
    by: Rogenmoser, Michael, et al.
    Published: (2024)
  • CVA6-VMRT: A Modular Approach Towards Time-Predictable Virtual Memory in a 64-bit Application Class RISC-V Processor
    by: Reinwardt, Christopher, et al.
    Published: (2025)
  • ControlPULPlet: A Flexible Real-time Multi-core RISC-V Controller for 2.5D Systems-in-package
    by: Ottaviano, Alessandro, et al.
    Published: (2024)

Search Options

  • Search History
  • Advanced Search

Find More

  • Browse the Catalog
  • Browse Alphabetically
  • Explore Channels
  • Course Reserves
  • New Items

Need Help?

  • Search Tips
  • Ask a Librarian
  • FAQs