Copertina

Co-designing a Programmable RISC-V Accelerator for MPC-based Energy and Thermal Management of Many-Core HPC Processors

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Ottaviano, Alessandro, Meli, Andrino, Scheffler, Paul, Bambini, Giovanni, Balas, Robert, Rossi, Davide, Bartolini, Andrea, Benini, Luca
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Distributed, Parallel, and Cluster Computing
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
di: Ottaviano, Alessandro, et al.
Pubblicazione: (2023)

Modeling and Controlling Many-Core HPC Processors: an Alternative to PID and Moving Average Algorithms
di: Bambini, Giovanni, et al.
Pubblicazione: (2024)

SentryCore: A RISC-V Co-Processor System for Safe, Real-Time Control Applications
di: Rogenmoser, Michael, et al.
Pubblicazione: (2024)

CVA6-VMRT: A Modular Approach Towards Time-Predictable Virtual Memory in a 64-bit Application Class RISC-V Processor
di: Reinwardt, Christopher, et al.
Pubblicazione: (2025)

ControlPULPlet: A Flexible Real-time Multi-core RISC-V Controller for 2.5D Systems-in-package
di: Ottaviano, Alessandro, et al.
Pubblicazione: (2024)

Monte Cimone v3: Where RISC-V Stands in High-Performance Computing
di: Venieri, Emanuele, et al.
Pubblicazione: (2026)

Taming Offload Overheads in a Massively Parallel Open-Source RISC-V MPSoC: Analysis and Optimization
di: Colagrande, Luca, et al.
Pubblicazione: (2025)

Monte Cimone v2: Down the Road of RISC-V High-Performance Computers
di: Venieri, Emanuele, et al.
Pubblicazione: (2025)

PELS: A Lightweight and Flexible Peripheral Event Linking System for Ultra-Low Power IoT Processors
di: Ottaviano, Alessandro, et al.
Pubblicazione: (2023)

A Reliable, Time-Predictable Heterogeneous SoC for AI-Enhanced Mixed-Criticality Edge Applications
di: Garofalo, Angelo, et al.
Pubblicazione: (2025)

vCLIC: Towards Fast Interrupt Handling in Virtualized RISC-V Mixed-criticality Systems
di: Zelioli, Enrico, et al.
Pubblicazione: (2024)

Optimizing Foundation Model Inference on a Many-tiny-core Open-source RISC-V Platform
di: Potocnik, Viviane, et al.
Pubblicazione: (2024)

Design in Tiles: Automating GEMM Deployment on Tile-Based Many-PE Accelerators
di: Shen, Aofeng, et al.
Pubblicazione: (2025)

RISC-V for HPC: Where we are and where we need to go
di: Brown, Nick
Pubblicazione: (2024)

RISC-V for HPC: An update of where we are and main action points
di: Brown, Nick
Pubblicazione: (2025)

A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN
di: Zhang, Yichao, et al.
Pubblicazione: (2025)

Closer in the Gap: Towards Portable Performance on RISC-V Vector Processors
di: Shi, Ruimin, et al.
Pubblicazione: (2026)

MemPool Flavors: Between Versatility and Specialization in a RISC-V Manycore Cluster
di: Mazzola, Sergio, et al.
Pubblicazione: (2025)

TeraPool: A Physical Design Aware, 1024 RISC-V Cores Shared-L1-Memory Scaled-up Cluster Design with High Bandwidth Main Memory Link
di: Zhang, Yichao, et al.
Pubblicazione: (2026)

MATCHA: Efficient Deployment of Deep Neural Networks on Multi-Accelerator Heterogeneous Edge SoCs
di: Russo, Enrico, et al.
Pubblicazione: (2026)

Performance characterisation of the 64-core SG2042 RISC-V CPU for HPC
di: Brown, Nick, et al.
Pubblicazione: (2024)

SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions
di: Manoni, Simone, et al.
Pubblicazione: (2025)

Preparing for HPC on RISC-V: Examining Vectorization and Distributed Performance of an Astrophyiscs Application with HPX and Kokkos
di: Diehl, Patrick, et al.
Pubblicazione: (2024)

Investigations of multi-socket high core count RISC-V for HPC workloads
di: Brown, Nick, et al.
Pubblicazione: (2025)

SARIS: Accelerating Stencil Computations on Energy-Efficient RISC-V Compute Clusters with Indirect Stream Registers
di: Scheffler, Paul, et al.
Pubblicazione: (2024)

Federated Single Sign-On and Zero Trust Co-design for AI and HPC Digital Research Infrastructures
di: Alam, Sadaf R., et al.
Pubblicazione: (2024)

A 1024 RV-Cores Shared-L1 Cluster with High Bandwidth Memory Link for Low-Latency 6G-SDR
di: Zhang, Yichao, et al.
Pubblicazione: (2024)

Vectorization of Gradient Boosting of Decision Trees Prediction in the CatBoost Library for RISC-V Processors
di: Kozinov, Evgeny, et al.
Pubblicazione: (2024)

Accelerating stencils on the Tenstorrent Grayskull RISC-V accelerator
di: Brown, Nick, et al.
Pubblicazione: (2024)

Optimizing Offload Performance in Heterogeneous MPSoCs
di: Colagrande, Luca, et al.
Pubblicazione: (2024)

Vectorized FlashAttention with Low-cost Exponential Computation in RISC-V Vector Processors
di: Titopoulos, Vasileios, et al.
Pubblicazione: (2025)

Towards Energy Efficient Co-Scheduling in HPC
di: Zheng, Zhong, et al.
Pubblicazione: (2026)

A HPC Co-Scheduler with Reinforcement Learning
di: Souza, Abel, et al.
Pubblicazione: (2024)

Core Hours and Carbon Credits: Incentivizing Sustainability in HPC
di: Kamatar, Alok, et al.
Pubblicazione: (2025)

GPU-Accelerated Distributed QAOA on Large-scale HPC Ecosystems
di: Xu, Zhihao, et al.
Pubblicazione: (2025)

A Lightweight High-Throughput Collective-Capable NoC for Large-Scale ML Accelerators
di: Colagrande, Luca, et al.
Pubblicazione: (2026)

TeraPool-SDR: An 1.89TOPS 1024 RV-Cores 4MiB Shared-L1 Cluster for Next-Generation Open-Source Software-Defined Radios
di: Zhang, Yichao, et al.
Pubblicazione: (2024)

Simplifying HPC resource selection: A tool for optimizing execution time and cost on Azure
di: Netto, Marco A. S., et al.
Pubblicazione: (2024)

Efficient Parameter Tuning for a Structure-Based Virtual Screening HPC Application
di: Guindani, Bruno, et al.
Pubblicazione: (2024)

TeraNoC: A Multi-Channel 32-bit Fine-Grained, Hybrid Mesh-Crossbar NoC for Efficient Scale-up of 1000+ Core Shared-L1-Memory Clusters
di: Zhang, Yichao, et al.
Pubblicazione: (2025)