Cover Image

ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism

Fuente: arXiv
Saved in:
Bibliographic Details
Main Authors: Sun, Jialin, Hu, Yuchen, You, Dean, Du, Yushu, Wang, Hui, Fang, Xinwei, Shan, Weiwei, Guan, Nan, Jiang, Zhe
Format: Preprint
Published: 2025
Subjects:
Hardware Architecture
Online Access:
Acceder al recurso
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Description not available.

Similar Items