Copertina

A Joint Learning Approach to Hardware Caching and Prefetching

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Yuan, Samuel, Saxena, Divyanshu, Chen, Jiayi, Sharma, Nihal, Akella, Aditya
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Machine Learning Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

VeriCache: Turning Lossy KV Cache into Lossless LLM Inference
di: Yao, Jiayi, et al.
Pubblicazione: (2026)

SLOFetch: Compressed-Hierarchical Instruction Prefetching for Cloud Microservices
di: Bao, Zerui, et al.
Pubblicazione: (2025)

CATransformers: Carbon Aware Transformers Through Joint Model-Hardware Optimization
di: Wang, Irene, et al.
Pubblicazione: (2025)

Pickle Prefetcher: Programmable and Scalable Last-Level Cache Prefetcher
di: Nguyen, Hoa, et al.
Pubblicazione: (2025)

PREFENDER: A Prefetching Defender against Cache Side Channel Attacks as A Pretender
di: Li, Luyi, et al.
Pubblicazione: (2023)

Exploring DRAM Cache Prefetching for Pooled Memory
di: Tirumalasetty, Chandrahas, et al.
Pubblicazione: (2024)

Large Language Model Inference Acceleration: A Comprehensive Hardware Perspective
di: Li, Jinhao, et al.
Pubblicazione: (2024)

Energy-Aware Deep Learning on Resource-Constrained Hardware
di: Millar, Josh, et al.
Pubblicazione: (2025)

TTP: A Hardware-Efficient Design for Precise Prefetching in Ray Tracing
di: Tozlu, Yavuz Selim, et al.
Pubblicazione: (2026)

Gaze into the Pattern: Characterizing Spatial Patterns with Internal Temporal Correlations for Hardware Prefetching
di: Chen, Zixiao, et al.
Pubblicazione: (2024)

Enhancing Instruction Prefetching via Cache and TLB Management
di: Jamet, Alexandre Valentin, et al.
Pubblicazione: (2026)

Toward A Formalized Approach for Spike Sorting Algorithms and Hardware Evaluation
di: Zhang, Tim, et al.
Pubblicazione: (2022)

Algorithm and Hardware Co-Design for Efficient Complex-Valued Uncertainty Estimation
di: Zhang, Zehuan, et al.
Pubblicazione: (2026)

Rescaling-Aware Training for Efficient Deployment of Deep Learning Models on Full-Integer Hardware
di: Mueller, Lion, et al.
Pubblicazione: (2025)

Hardware-Aware Neural Dropout Search for Reliable Uncertainty Prediction on FPGA
di: Zhang, Zehuan, et al.
Pubblicazione: (2024)

TCL: Enabling Fast and Efficient Cross-Hardware Tensor Program Optimization via Continual Learning
di: Shen, Chaoyao, et al.
Pubblicazione: (2026)

EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning
di: Hu, Guangyu, et al.
Pubblicazione: (2026)

ATHEENA: A Toolflow for Hardware Early-Exit Network Automation
di: Biggs, Benjamin, et al.
Pubblicazione: (2023)

AP-DRL: A Synergistic Algorithm-Hardware Framework for Automatic Task Partitioning of Deep Reinforcement Learning on Versal ACAP
di: Li, Enlai, et al.
Pubblicazione: (2026)

Energy Efficient Software Hardware CoDesign for Machine Learning: From TinyML to Large Language Models
di: Vahdatpour, Mohammad Saleh, et al.
Pubblicazione: (2026)

Reusing Softmax Hardware Unit for GELU Computation in Transformers
di: Peltekis, Christodoulos, et al.
Pubblicazione: (2024)

QiMeng: Fully Automated Hardware and Software Design for Processor Chip
di: Zhang, Rui, et al.
Pubblicazione: (2025)

Hardware Software Optimizations for Fast Model Recovery on Reconfigurable Architectures
di: Xu, Bin, et al.
Pubblicazione: (2025)

PQA: Exploring the Potential of Product Quantization in DNN Hardware Acceleration
di: AbouElhamayed, Ahmed F., et al.
Pubblicazione: (2023)

HASS: Hardware-Aware Sparsity Search for Dataflow DNN Accelerator
di: Yu, Zhewen, et al.
Pubblicazione: (2024)

Torch2Chip: An End-to-end Customizable Deep Neural Network Compression and Deployment Toolkit for Prototype Hardware Accelerator Design
di: Meng, Jian, et al.
Pubblicazione: (2024)

TorR: Towards Brain-Inspired Task-Oriented Reasoning via Cache-Oriented Algorithm-Architecture Co-design
di: Oh, Hyunwoo, et al.
Pubblicazione: (2026)

Oaken: Fast and Efficient LLM Serving with Online-Offline Hybrid KV Cache Quantization
di: Kim, Minsu, et al.
Pubblicazione: (2025)

Hardware-Friendly Delayed-Feedback Reservoir for Multivariate Time-Series Classification
di: Ikeda, Sosei, et al.
Pubblicazione: (2025)

Low-Cost FlashAttention with Fused Exponential and Multiplication Hardware Operators
di: Alexandridis, Kosmas, et al.
Pubblicazione: (2025)

Hardware implementation of timely reliable Bayesian decision-making using memristors
di: Song, Lekai, et al.
Pubblicazione: (2024)

Hardware-Efficient Softmax and Layer Normalization with Guaranteed Normalization for Edge Devices
di: Choi, Dawon, et al.
Pubblicazione: (2026)

VeriBug: An Attention-based Framework for Bug-Localization in Hardware Designs
di: Stracquadanio, Giuseppe, et al.
Pubblicazione: (2024)

A Hardware-Aware, Per-Layer Methodology for Post-Training Quantization of Large Language Models
di: Killian, Earl
Pubblicazione: (2026)

Low Power Vision Transformer Accelerator with Hardware-Aware Pruning and Optimized Dataflow
di: Hsiung, Ching-Lin, et al.
Pubblicazione: (2025)

When Forgetting Builds Reliability: LLM Unlearning for Reliable Hardware Code Generation
di: Liang, Yiwen, et al.
Pubblicazione: (2025)

SigmaQuant: Hardware-Aware Heterogeneous Quantization Method for Edge DNN Inference
di: Liu, Qunyou, et al.
Pubblicazione: (2026)

Exploring Quantization and Mapping Synergy in Hardware-Aware Deep Neural Network Accelerators
di: Klhufek, Jan, et al.
Pubblicazione: (2024)

Hardware-Software Co-Design of Scalable, Energy-Efficient Analog Recurrent Computations
di: Fyon, Arthur, et al.
Pubblicazione: (2026)

MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
di: Leon, Vasileios, et al.
Pubblicazione: (2025)