A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems

Documenti analoghi

• Trikarenos: A Fault-Tolerant RISC-V-based Microcontroller for CubeSats in 28nm
  di: Rogenmoser, Michael, et al.
  Pubblicazione: (2023)
• SentryCore: A RISC-V Co-Processor System for Safe, Real-Time Control Applications
  di: Rogenmoser, Michael, et al.
  Pubblicazione: (2024)
• Implementing and Optimizing an Open-Source SD-card Host Controller for RISC-V SoCs
  di: Vanoni, Axel, et al.
  Pubblicazione: (2026)
• Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
  di: Scheffler, Paul, et al.
  Pubblicazione: (2024)
• Basilisk: Achieving Competitive Performance with Open EDA Tools on an Open-Source Linux-Capable RISC-V SoC
  di: Sauter, Phillippe, et al.
  Pubblicazione: (2024)