Systolic Array Acceleration of Diagonal-Optimized Sparse-Sparse Matrix Multiplication for Efficient Quantum Simulation

Documenti analoghi

• ADiP: Adaptive-Precision Systolic Array for Matrix Multiplication Acceleration
  di: Abdelmaksoud, Ahmed J., et al.
  Pubblicazione: (2025)
• Error Checking for Sparse Systolic Tensor Arrays
  di: Peltekis, Christodoulos, et al.
  Pubblicazione: (2024)
• Systolic Array Data Flows for Efficient Matrix Multiplication in Deep Neural Networks
  di: Raja, Tejas
  Pubblicazione: (2024)
• Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration
  di: Taka, Endri, et al.
  Pubblicazione: (2025)
• Sparse-on-Dense: Area and Energy-Efficient Computing of Sparse Neural Networks on Dense Matrix Multiplication Accelerators
  di: Yoon, Hyunsung, et al.
  Pubblicazione: (2026)