Computing-In-Memory Aware Model Adaption For Edge Devices
Fuente:
arXiv
Saved in:
| Main Authors: | Lin, Ming-Han, Chang, Tian-Sheuan |
|---|---|
| Format: | Preprint |
| Published: |
2025
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
VitaLLM: A Versatile and Tiny Accelerator for Mixed-Precision LLM Inference on Edge Devices
by: Lin, Zi-Wei, et al.
Published: (2026)
by: Lin, Zi-Wei, et al.
Published: (2026)
VitaLLM: A Versatile, Ultra-Compact Ternary LLM Accelerator with Dependency-Aware Scheduling
by: Lin, Zi-Wei, et al.
Published: (2026)
by: Lin, Zi-Wei, et al.
Published: (2026)
Hardware Efficient Accelerator for Spiking Transformer With Reconfigurable Parallel Time Step Computing
by: Chen, Bo-Yu, et al.
Published: (2025)
by: Chen, Bo-Yu, et al.
Published: (2025)
Low Power Vision Transformer Accelerator with Hardware-Aware Pruning and Optimized Dataflow
by: Hsiung, Ching-Lin, et al.
Published: (2025)
by: Hsiung, Ching-Lin, et al.
Published: (2025)
Dynamic Gradient Sparse Update for Edge Training
by: Li, I-Hsuan, et al.
Published: (2025)
by: Li, I-Hsuan, et al.
Published: (2025)
CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge Device
by: and, Yan-Cheng Guo, et al.
Published: (2025)
by: and, Yan-Cheng Guo, et al.
Published: (2025)
A Low-Power Streaming Speech Enhancement Accelerator For Edge Devices
by: Wu, Ci-Hao, et al.
Published: (2025)
by: Wu, Ci-Hao, et al.
Published: (2025)
A Low-Power Sparse Deep Learning Accelerator with Optimized Data Reuse
by: Hsu, Kai-Chieh, et al.
Published: (2025)
by: Hsu, Kai-Chieh, et al.
Published: (2025)
RCW-CIM: A Digital CIM-based LLM Accelerator with Read-Compute/Write
by: Guo, Yan-Cheng, et al.
Published: (2026)
by: Guo, Yan-Cheng, et al.
Published: (2026)
VESTA: A Versatile SNN-Based Transformer Accelerator with Unified PEs for Multiple Computational Layers
by: Chen, Ching-Yao, et al.
Published: (2025)
by: Chen, Ching-Yao, et al.
Published: (2025)
Enhancing Finite State Machine Design Automation with Large Language Models and Prompt Engineering Techniques
by: Lin, Qun-Kai, et al.
Published: (2025)
by: Lin, Qun-Kai, et al.
Published: (2025)
An Efficient Data Reuse with Tile-Based Adaptive Stationary for Transformer Accelerators
by: Li, Tseng-Jen, et al.
Published: (2025)
by: Li, Tseng-Jen, et al.
Published: (2025)
A PVT-Resilient Subthreshold SRAM-Based In-Memory Computing Accelerator with In-Situ Regulation for Energy-Efficient Spiking Neural Networks
by: Kao, Shih-Hang, et al.
Published: (2026)
by: Kao, Shih-Hang, et al.
Published: (2026)
ESSR: An 8K@30FPS Super-Resolution Accelerator With Edge Selective Network
by: Hsu, Chih-Chia, et al.
Published: (2025)
by: Hsu, Chih-Chia, et al.
Published: (2025)
A 129FPS Full HD Real-Time Accelerator for 3D Gaussian Splatting
by: Chang, Fang-Chi, et al.
Published: (2026)
by: Chang, Fang-Chi, et al.
Published: (2026)
Mamba-X: An End-to-End Vision Mamba Accelerator for Edge Computing Devices
by: Yoon, Dongho, et al.
Published: (2025)
by: Yoon, Dongho, et al.
Published: (2025)
Hardware-Aware DNN Compression for Homogeneous Edge Devices
by: Zhang, Kunlong, et al.
Published: (2025)
by: Zhang, Kunlong, et al.
Published: (2025)
A 71.2-$μ$W Speech Recognition Accelerator with Recurrent Spiking Neural Network
by: Yang, Chih-Chyau, et al.
Published: (2025)
by: Yang, Chih-Chyau, et al.
Published: (2025)
A 14uJ/Decision Keyword Spotting Accelerator with In-SRAM-Computing and On Chip Learning for Customization
by: Chiang, Yu-Hsiang, et al.
Published: (2022)
by: Chiang, Yu-Hsiang, et al.
Published: (2022)
Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes
by: Caon, Michele, et al.
Published: (2024)
by: Caon, Michele, et al.
Published: (2024)
ASC: Adaptive Scale Feature Map Compression for Deep Neural Network
by: Yao, Yuan, et al.
Published: (2023)
by: Yao, Yuan, et al.
Published: (2023)
When Pipelined In-Memory Accelerators Meet Spiking Direct Feedback Alignment: A Co-Design for Neuromorphic Edge Computing
by: Ren, Haoxiong, et al.
Published: (2025)
by: Ren, Haoxiong, et al.
Published: (2025)
CD-PIM: A High-Bandwidth and Compute-Efficient LPDDR5-Based PIM for Low-Batch LLM Acceleration on Edge-Device
by: Lin, Ye, et al.
Published: (2026)
by: Lin, Ye, et al.
Published: (2026)
Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
by: Chen, Guan-Cheng, et al.
Published: (2025)
by: Chen, Guan-Cheng, et al.
Published: (2025)
SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis
by: Shao, Kunming, et al.
Published: (2024)
by: Shao, Kunming, et al.
Published: (2024)
ACNPU: A 4.75TOPS/W 1080P@30FPS Super Resolution Accelerator with Decoupled Asymmetric Convolution
by: Yang, Tun-Hao, et al.
Published: (2023)
by: Yang, Tun-Hao, et al.
Published: (2023)
Bancroft: Genomics Acceleration Beyond On-Device Memory
by: Lim, Se-Min, et al.
Published: (2025)
by: Lim, Se-Min, et al.
Published: (2025)
Flexible Bit-Truncation Memory for Approximate Applications on the Edge
by: Oswald, William, et al.
Published: (2025)
by: Oswald, William, et al.
Published: (2025)
CiMBA: Accelerating Genome Sequencing through On-Device Basecalling via Compute-in-Memory
by: Simon, William Andrew, et al.
Published: (2025)
by: Simon, William Andrew, et al.
Published: (2025)
A Computing-in-Memory-based One-Class Hyperdimensional Computing Model for Outlier Detection
by: Wang, Ruixuan, et al.
Published: (2023)
by: Wang, Ruixuan, et al.
Published: (2023)
A Compact, Low Power Transprecision ALU for Smart Edge Devices
by: Dube, Ayushi, et al.
Published: (2025)
by: Dube, Ayushi, et al.
Published: (2025)
The Case for Replication-Aware Memory-Error Protection in Disaggregated Memory
by: Volos, Haris
Published: (2023)
by: Volos, Haris
Published: (2023)
CINM (Cinnamon): A Compilation Infrastructure for Heterogeneous Compute In-Memory and Compute Near-Memory Paradigms
by: Khan, Asif Ali, et al.
Published: (2022)
by: Khan, Asif Ali, et al.
Published: (2022)
LMB: Augmenting PCIe Devices with CXL-Linked Memory Buffer
by: Wang, Jiapin, et al.
Published: (2024)
by: Wang, Jiapin, et al.
Published: (2024)
Edge GPU Aware Multiple AI Model Pipeline for Accelerated MRI Reconstruction and Analysis
by: Majeed, Ashiyana Abdul, et al.
Published: (2025)
by: Majeed, Ashiyana Abdul, et al.
Published: (2025)
Voxel-CIM: An Efficient Compute-in-Memory Accelerator for Voxel-based Point Cloud Neural Networks
by: Lin, Xipeng, et al.
Published: (2024)
by: Lin, Xipeng, et al.
Published: (2024)
In-Memory ADC-Based Nonlinear Activation Quantization for Efficient In-Memory Computing
by: Dong, Shuai, et al.
Published: (2026)
by: Dong, Shuai, et al.
Published: (2026)
Reimagining Memory Access for LLM Inference: Compression-Aware Memory Controller Design
by: Xie, Rui, et al.
Published: (2025)
by: Xie, Rui, et al.
Published: (2025)
NX-CGRA: A Programmable Hardware Accelerator for Core Transformer Algorithms on Edge Devices
by: Prasad, Rohit
Published: (2025)
by: Prasad, Rohit
Published: (2025)
CO2-Meter: A Comprehensive Carbon Footprint Estimator for LLMs on Edge Devices
by: Fu, Zhenxiao, et al.
Published: (2025)
by: Fu, Zhenxiao, et al.
Published: (2025)
Similar Items
-
VitaLLM: A Versatile and Tiny Accelerator for Mixed-Precision LLM Inference on Edge Devices
by: Lin, Zi-Wei, et al.
Published: (2026) -
VitaLLM: A Versatile, Ultra-Compact Ternary LLM Accelerator with Dependency-Aware Scheduling
by: Lin, Zi-Wei, et al.
Published: (2026) -
Hardware Efficient Accelerator for Spiking Transformer With Reconfigurable Parallel Time Step Computing
by: Chen, Bo-Yu, et al.
Published: (2025) -
Low Power Vision Transformer Accelerator with Hardware-Aware Pruning and Optimized Dataflow
by: Hsiung, Ching-Lin, et al.
Published: (2025) -
Dynamic Gradient Sparse Update for Edge Training
by: Li, I-Hsuan, et al.
Published: (2025)