Skip to content
VuFind
  • Login
    • English
    • Deutsch
    • Español
    • Français
    • Italiano
Advanced
  • Cite this
  • Text this
  • Email this
  • Print
  • Export Record
    • Export to RefWorks
    • Export to EndNoteWeb
    • Export to EndNote
  • Save to List
  • Permanent link
Cover Image

Saved in:
Bibliographic Details
Main Authors: Tsai, Yun-Da, Chao, Chang-Yu, Shen, Liang-Yeh, Lin, Tsung-Han, Yang, Haoyu, Ho, Mark, Lu, Yi-Chen, Liu, Wen-Hao, Lin, Shou-De, Ren, Haoxing
Format: Preprint
Published: 2025
Subjects:
Hardware Architecture
Artificial Intelligence
Machine Learning
Online Access:https://arxiv.org/abs/2510.15872
Tags: Add Tag
No Tags, Be the first to tag this record!
  • Holdings
  • Description
  • Table of Contents
  • Comments
  • Similar Items
  • Staff View

Internet

https://arxiv.org/abs/2510.15872

Similar Items

  • Intelligent OPC Engineer Assistant for Semiconductor Manufacturing
    by: Chen, Guojin, et al.
    Published: (2024)
  • RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
    by: Tsai, Yun-Da, et al.
    Published: (2023)
  • ChipAlign: Instruction Alignment in Large Language Models for Chip Design via Geodesic Interpolation
    by: Deng, Chenhui, et al.
    Published: (2024)
  • CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair
    by: Liu, Mingjie, et al.
    Published: (2024)
  • Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification
    by: Pinckney, Nathaniel, et al.
    Published: (2025)

Search Options

  • Search History
  • Advanced Search

Find More

  • Browse the Catalog
  • Browse Alphabetically
  • Explore Channels
  • Course Reserves
  • New Items

Need Help?

  • Search Tips
  • Ask a Librarian
  • FAQs