Salvato in:
| Autori principali: | , , , , , , , , , |
|---|---|
| Natura: | Preprint |
| Pubblicazione: |
2025
|
| Soggetti: | |
| Accesso online: | https://arxiv.org/abs/2510.15872 |
| Tags: |
Aggiungi Tag
Nessun Tag, puoi essere il primo ad aggiungerne!!
|
| _version_ | 1866914100443873280 |
|---|---|
| author | Tsai, Yun-Da Chao, Chang-Yu Shen, Liang-Yeh Lin, Tsung-Han Yang, Haoyu Ho, Mark Lu, Yi-Chen Liu, Wen-Hao Lin, Shou-De Ren, Haoxing |
| author_facet | Tsai, Yun-Da Chao, Chang-Yu Shen, Liang-Yeh Lin, Tsung-Han Yang, Haoyu Ho, Mark Lu, Yi-Chen Liu, Wen-Hao Lin, Shou-De Ren, Haoxing |
| contents | Modern chip physical design relies heavily on Electronic Design Automation (EDA) tools, which often struggle to provide interpretable feedback or actionable guidance for improving routing congestion. In this work, we introduce a Multimodal Large Language Model Assistant (MLLMA) that bridges this gap by not only predicting congestion but also delivering human-interpretable design suggestions. Our method combines automated feature generation through MLLM-guided genetic prompting with an interpretable preference learning framework that models congestion-relevant tradeoffs across visual, tabular, and textual inputs. We compile these insights into a "Design Suggestion Deck" that surfaces the most influential layout features and proposes targeted optimizations. Experiments on the CircuitNet benchmark demonstrate that our approach outperforms existing models on both accuracy and explainability. Additionally, our design suggestion guidance case study and qualitative analyses confirm that the learned preferences align with real-world design principles and are actionable for engineers. This work highlights the potential of MLLMs as interactive assistants for interpretable and context-aware physical design optimization. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2510_15872 |
| institution | arXiv |
| publishDate | 2025 |
| record_format | arxiv |
| spellingShingle | Multimodal Chip Physical Design Engineer Assistant Tsai, Yun-Da Chao, Chang-Yu Shen, Liang-Yeh Lin, Tsung-Han Yang, Haoyu Ho, Mark Lu, Yi-Chen Liu, Wen-Hao Lin, Shou-De Ren, Haoxing Hardware Architecture Artificial Intelligence Machine Learning Modern chip physical design relies heavily on Electronic Design Automation (EDA) tools, which often struggle to provide interpretable feedback or actionable guidance for improving routing congestion. In this work, we introduce a Multimodal Large Language Model Assistant (MLLMA) that bridges this gap by not only predicting congestion but also delivering human-interpretable design suggestions. Our method combines automated feature generation through MLLM-guided genetic prompting with an interpretable preference learning framework that models congestion-relevant tradeoffs across visual, tabular, and textual inputs. We compile these insights into a "Design Suggestion Deck" that surfaces the most influential layout features and proposes targeted optimizations. Experiments on the CircuitNet benchmark demonstrate that our approach outperforms existing models on both accuracy and explainability. Additionally, our design suggestion guidance case study and qualitative analyses confirm that the learned preferences align with real-world design principles and are actionable for engineers. This work highlights the potential of MLLMs as interactive assistants for interpretable and context-aware physical design optimization. |
| title | Multimodal Chip Physical Design Engineer Assistant |
| topic | Hardware Architecture Artificial Intelligence Machine Learning |
| url | https://arxiv.org/abs/2510.15872 |